

INTERNATIONAL STANDARD

**Universal Serial Bus interfaces for data and power -
Part 1-2: Common components - USB Power Delivery specification**



THIS PUBLICATION IS COPYRIGHT PROTECTED

Copyright © 2026 IEC, Geneva, Switzerland

All rights reserved. Unless otherwise specified, no part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from either IEC or IEC's member National Committee in the country of the requester. If you have any questions about IEC copyright or have an enquiry about obtaining additional rights to this publication, please contact the address below or your local IEC member National Committee for further information.

IEC Secretariat
3, rue de Varembe
CH-1211 Geneva 20
Switzerland

Tel.: +41 22 919 02 11
info@iec.ch
www.iec.ch

About the IEC

The International Electrotechnical Commission (IEC) is the leading global organization that prepares and publishes International Standards for all electrical, electronic and related technologies.

About IEC publications

The technical content of IEC publications is kept under constant review by the IEC. Please make sure that you have the latest edition, a corrigendum or an amendment might have been published.

IEC publications search -

webstore.iec.ch/advsearchform

The advanced search enables to find IEC publications by a variety of criteria (reference number, text, technical committee, ...). It also gives information on projects, replaced and withdrawn publications.

IEC Just Published - webstore.iec.ch/justpublished

Stay up to date on all new IEC publications. Just Published details all new publications released. Available online and once a month by email.

IEC Customer Service Centre - webstore.iec.ch/csc

If you wish to give us your feedback on this publication or need further assistance, please contact the Customer Service Centre: sales@iec.ch.

IEC Products & Services Portal - products.iec.ch

Discover our powerful search engine and read freely all the publications previews, graphical symbols and the glossary. With a subscription you will always have access to up to date content tailored to your needs.

Electropedia - www.electropedia.org

The world's leading online dictionary on electrotechnology, containing more than 22 500 terminological entries in English and French, with equivalent terms in 25 additional languages. Also known as the International Electrotechnical Vocabulary (IEV) online.

Warning! Make sure that you obtained this publication from an authorized distributor.

INTERNATIONAL ELECTROTECHNICAL COMMISSION

**Universal Serial Bus interfaces for data and power -
Part 1-2: Common components - USB Power Delivery specification****FOREWORD**

- 1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports, Publicly Available Specifications (PAS) and Guides (hereafter referred to as "IEC Publication(s)"). Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations liaising with the IEC also participate in this preparation. IEC collaborates closely with the International Organization for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
- 2) The formal decisions or agreements of IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested IEC National Committees.
- 3) IEC Publications have the form of recommendations for international use and are accepted by IEC National Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC Publications is accurate, IEC cannot be held responsible for the way in which they are used or for any misinterpretation by any end user.
- 4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications transparently to the maximum extent possible in their national and regional publications. Any divergence between any IEC Publication and the corresponding national or regional publication shall be clearly indicated in the latter.
- 5) IEC itself does not provide any attestation of conformity. Independent certification bodies provide conformity assessment services and, in some areas, access to IEC marks of conformity. IEC is not responsible for any services carried out by independent certification bodies.
- 6) All users should ensure that they have the latest edition of this publication.
- 7) No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and members of its technical committees and IEC National Committees for any personal injury, property damage or other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC Publications.
- 8) Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is indispensable for the correct application of this publication.
- 9) IEC draws attention to the possibility that the implementation of this document may involve the use of (a) patent(s). IEC takes no position concerning the evidence, validity or applicability of any claimed patent rights in respect thereof. As of the date of publication of this document, IEC had not received notice of (a) patent(s), which may be required to implement this document. However, implementers are cautioned that this may not represent the latest information, which may be obtained from the patent database available at <https://patents.iec.ch>. IEC shall not be held responsible for identifying any or all such patent rights.

IEC 62680-1-2 has been prepared by technical area 18: Multimedia home systems and applications for end-user networks, of IEC technical committee 100: Audio, video and multimedia systems and equipment. It is an International Standard.

The text of this standard was prepared by the USB Implementers Forum (USB-IF). The structure and editorial rules used in this publication reflect the practice of the organization which submitted it.

The text of this International Standard is based on the following documents:

Draft	Report on voting
100/4327/CDV	100/4380/RVC

Full information on the voting for its approval can be found in the report on voting indicated in the above table.

A list of all parts in the IEC 62680 series, published under the general title *Universal serial bus interfaces for data and power*, can be found on the IEC website.

The committee has decided that the contents of this document will remain unchanged until the stability date indicated on the IEC website under webstore.iec.ch in the data related to the specific document. At this date, the document will be

- reconfirmed,
- withdrawn, or
- revised.

Universal Serial Bus

Power Delivery Specification

<i>Revision:</i>	3.2
<i>Version:</i>	1.1
<i>Release Date:</i>	2024-10

Revision History

Revision	Version	Comments	Issue Date
1.0	1.0	Initial release Revision 1.0	5 July, 2012
1.0	1.1	Including errata through 31-October-2012	31 October 2012
1.0	1.2	Including errata through 26-June-2013	26 June, 2013
1.0	1.3	Including errata through 11-March-2014	11 March 2014
2.0	1.0	Initial release Revision 2.0	11 August 2014
2.0	1.1	Including errata through 7-May 2015	7 May 2015
2.0	1.2	Including errata through 25-March-2016	25 March 2016
2.0	1.3	Including errata through 11-January-2017	11 January 2017
3.0	1.0	Initial release Revision 3.0	11 December 2015
3.0	1.0a	Including errata through 25-March-2016	25 March 2016
3.0	1.1	Including errata through 12-January-2017	12 January 2017
3.0	1.2	Including errata through 21-June-2018	21 June 2018
3.0	2.0	Including errata through 29-August-2019	29 August 2019
3.1	1.0	Including errata through May 2021	May 2021
3.1	1.1	Including errata through July 2021 This version incorporates the following ECNs: • EPR Clarifications • Define AMS starting point	July 2021
3.1	1.2	Including errata through October 2021 This version incorporates the following ECNs: • Clarify use of Retries • Battery Capabilities • FRS timing problem • PPS power rule clarifications • Peak current support for EPR AVS APDO	October 2021
3.1	1.3	This version incorporates the following ECNs: • Robust EPR Source Operation • EPR Source Caps Editorial • SRC PPS behavior in low current request • Enter USB	January 2022
3.1	1.4	Editorial changes This version incorporates the following ECNs: • Capabilities Mismatch Update • Chunking Timing Issue • OT Mitigation	April 2022

Revision	Version	Comments	Issue Date
3.1	1.5	Editorial changes This version incorporates the following ECNs: • Timer Description Corrections • Change Source_Info Requirements • AMS Update	July 2022
3.1	1.6	Editorial changes This version incorporates the following ECNs: • USB4® V2 Updates • Data Reset Issues • Increase tSenderResponse • PPS Power Limit Bit Update • Support for Asymmetric Mode • Timer Description Corrections Revisited	October 2022
3.1	1.7	Editorial Changes This version incorporates the following ECNs: • Data Reset Invalid Reject Handling • Source request • Source Transition • EPR Entry	January 2023
3.1	1.8	Editorial Changes This version incorporates the following ECNs: • Slew rate exemption for Power Role Swap. • EUDO cable speed clarification. • Update to PPS Requirements. • Deprecate Interruptibility. • Section 7.3 restructure and update.	April 2023
3.1	1.9	Editorial Changes	July 2023

Revision	Version	Comments	Issue Date
3.2	1.0	This version incorporates the following ECNs: • VDM-use Conditions. • tTypeCSinkWaitCap. • tFirstSourceCap Clarification • Hard Reset Clarification. • Unrecognized Country Code • EPR Entry Process-1 • SPR AVS Definition • EPR Power Rules Clarifications	October 2023
3.2	1.1	This version incorporates the following ECNs: • Power Transition time from EPR to PR_Swap • Capabilities Mismatch Update • Deprecate GotoMin and GiveBack Features and Update Power Reserve • EPR Entry requirements Clarification • EPRMDO and Entry Clarification. • Remove 10.2.4 power sharing between ports • Source PDP rating field clarifications • Source Power Rules update. • Source_Info Message Clarifications. • Correction to BMC description. • EPR Source cap clarification. • Delaying of VCONN Swap. • EPR_Request in SPR Mode. • Generic transition diagram. • Removing the usage of Ping message • Sink Standby • Source Info Support	October 2024

LIMITED COPYRIGHT LICENSE

THE USB 3.0 PROMOTERS GRANT A CONDITIONAL COPYRIGHT LICENSE UNDER THE COPYRIGHTS EMBODIED IN THE USB POWER DELIVERY SPECIFICATION TO USE AND REPRODUCE THE SPECIFICATION FOR THE SOLE PURPOSE OF, AND SOLELY TO THE EXTENT NECESSARY FOR, EVALUATING WHETHER TO IMPLEMENT THE SPECIFICATION IN PRODUCTS THAT WOULD COMPLY WITH THE SPECIFICATION. WITHOUT LIMITING THE FOREGOING, USE THE OF SPECIFICATION FOR THE PURPOSE OF FILING OR MODIFYING ANY PATENT APPLICATION TO TARGET THE SPECIFICATION OR USB COMPLIANT PRODUCTS IS NOT AUTHORIZED. EXCEPT FOR THIS EXPRESS COPYRIGHT LICENSE, NO OTHER RIGHTS OR LICENSES ARE GRANTED, INCLUDING WITHOUT LIMITATION ANY PATENT LICENSES. IN ORDER TO OBTAIN ANY ADDITIONALLY INTELLECTUAL PROPERTY LICENSES OR LICENSING COMMITMENTS ASSOCIATED WITH THE SPECIFICATION A PARTY MUST EXECUTE THE USB 3.0 ADOPTERS AGREEMENT. NOTE: BY USING THE SPECIFICATION, YOU ACCEPT THESE LICENSE TERMS ON YOUR OWN BEHALF AND, IN THE CASE WHERE YOU ARE DOING THIS AS AN EMPLOYEE, ON BEHALF OF YOUR EMPLOYER.

INTELLECTUAL PROPERTY DISCLAIMER

THIS SPECIFICATION IS PROVIDED TO YOU "AS IS" WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE. THE AUTHORS OF THIS SPECIFICATION DISCLAIM ALL LIABILITY, INCLUDING LIABILITY FOR INFRINGEMENT OF ANY PROPRIETARY RIGHTS, RELATING TO USE OR IMPLEMENTATION OF INFORMATION IN THIS SPECIFICATION. THE PROVISION OF THIS SPECIFICATION TO YOU DOES NOT PROVIDE YOU WITH ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS.

USB Type-C[®] and USB4[®] are trademarks of the Universal Serial Bus Implementers Forum (USB-IF).

USB Type-C[®], USB-C[®] and USB4[®] are trademarks of the Universal Serial Bus Implementers Forum (USB-IF). DisplayPort[™] is a trademark of VESA. Thunderbolt[™] is a trademark of Intel Corporation. All product names are trademarks, registered trademarks, or service marks of their respective owners.

You may only use the Thunderbolt[™] trademark or logo in conjunction with products designed to this specification that complete proper certification and executing a Thunderbolt[™] trademark license - see <http://usb.org/compliance> for further information.

All product names are trademarks, registered trademarks, or service marks of their respective owners.

Copyright © 2010- 2024, USB 3.0 Promoter Group: Apple Inc., Hewlett-Packard Inc., Intel Corporation, Microsoft Corporation, Renesas, STMicroelectronics, and Texas Instruments.

All rights reserved.

Please send comments via electronic mail to techsup@usb.org.

For industry information, refer to the USB Implementers Forum web page at <http://www.usb.org>.

Editors

Bob Dunstan
Richard Petrie

Contributors

Charles Wang	ACON, Advanced-Connectek, Inc.	Zaki Moussaoui	Apple
Conrad Choy	ACON, Advanced-Connectek, Inc.	Jeff Liu	ASMedia Technology Inc.
Dennis Chuang	ACON, Advanced-Connectek, Inc.	Kuo Lung Li	ASMedia Technology Inc.
Steve Sedio	ACON, Advanced-Connectek, Inc.	Ming-Wei Hsu	ASMedia Technology Inc.
Sunney Yang	ACON, Advanced-Connectek, Inc.	PS Tseng	ASMedia Technology Inc.
Vicky Chuang	ACON, Advanced-Connectek, Inc.	Sam Tzeng	ASMedia Technology Inc.
Joseph Scanlon	Advanced Micro Devices	Thomas Hsu	ASMedia Technology Inc.
Sujan Thomas	Advanced Micro Devices	Weikao Chang	ASMedia Technology Inc.
Caspar Lin	Allion Labs, Inc.	Yang Cheng	ASMedia Technology Inc.
Casper Lee	Allion Labs, Inc.	Aaron Hou	Bizlink Technology Inc.
Danny Shih	Allion Labs, Inc.	Shawn Meng	Bizlink Technology Inc.
Howard Chang	Allion Labs, Inc.	Bernard Shyu	Bizlink Technology, Inc.
Greg Stewart	Analogix Semiconductor, Inc.	Eric Wu	Bizlink Technology, Inc.
Mehran Badii	Analogix Semiconductor, Inc.	Morphy Hsieh	Bizlink Technology, Inc.
Alexei Kosut	Apple	Sean O'Neal	Bizlink Technology, Inc.
Bill Cornelius	Apple	Tiffany Hsiao	Bizlink Technology, Inc.
Carlos Colderon	Apple	Weichung Ooi	Bizlink Technology, Inc.
Chris Uiterwijk	Apple	Rahul Bhushan	Broadcom Corp.
Colin Whitby-Strevens	Apple	Asila nahas	Cadence Design Systems, Inc.
Corey Axelowitz	Apple	Claire Ying	Cadence Design Systems, Inc.
Corey Lange	Apple	Jie min	Cadence Design Systems, Inc.
Dave Conroy	Apple	Mark Summers	Cadence Design Systems, Inc.
David Sekowski	Apple	Michal Staworko	Cadence Design Systems, Inc.
Girault Jones	Apple	Sathish Kumar Ganesan	Cadence Design Systems, Inc.
James Orr	Apple	Alessandro Ingrassia	Canova Tech
Jason Chung	Apple	Andrea Colognese	Canova Tech
Jay Kim	Apple	Antonio Orzelli	Canova Tech
Jeff Wilcox	Apple	Davide Ghedin	Canova Tech
Jennifer Tsai	Apple	Matteo Casalin	Canova Tech
Karl Bowers	Apple	Michael Marioli	Canova Tech
Keith Porthouse	Apple	Nicola Scantamburlo	Canova Tech
Kevin Hsiue	Apple	Paolo Pilla	Canova Tech
Matt Mora	Apple	Ray Huang	Canyon Semiconductor
Paul Baker	Apple	Yi-Feng Lin	Canyon Semiconductor
Reese Schreiber	Apple	YuHung Lin	Canyon Semiconductor
Ricardo Janezic Pregitzer	Apple	David Tsai	Chrontel, Inc.
Ruchi Chaturvedi	Apple	Anshul Gulati	Cypress Semiconductor
Sameer Kelkar	Apple	Anup Nayak	Cypress Semiconductor
Sasha Tietz	Apple	Benjamin Kropf	Cypress Semiconductor
Scott Jackson	Apple	Dhanraj Rajput	Cypress Semiconductor
Sree Raman	Apple	Ganesh Subramaniam	Cypress Semiconductor
William Ferry	Apple	Jagadeesan Raj	Cypress Semiconductor

Junjie cui	Cypress Semiconductor	Chien-Cheng Kuo	eEver Technology, Inc.
Manu Kumar	Cypress Semiconductor	Shyanjia Chen	eEver Technology, Inc.
Muthu M	Cypress Semiconductor	Abel Astley	Ellisys
Nicholas Bodnaruk	Cypress Semiconductor	Chuck Trefts	Ellisys
Pradeep Bajpai	Cypress Semiconductor	Emmanuel Durin	Ellisys
Rajaram R	Cypress Semiconductor	Mario Pasquali	Ellisys
Rama Vakkantula	Cypress Semiconductor	Tim Wei	Ellisys
Rushil Kadakia	Cypress Semiconductor	Chien-Cheng Kuo	Etron Technology, Inc.
Simon Nguyen	Cypress Semiconductor	Jack Yang	Etron Technology, Inc.
Steven Wong	Cypress Semiconductor	Richard Crisp	Etron Technology, Inc.
Subu Sankaran	Cypress Semiconductor	Shyanjia Chen	Etron Technology, Inc.
Sumeet Gupta	Cypress Semiconductor	TsungTa Lu	Etron Technology, Inc.
Tejender Sheoran	Cypress Semiconductor	Christian Klein	Fairchild Semiconductor
Venkat Mandagulathar	Cypress Semiconductor	Oscar Freitas	Fairchild Semiconductor
Xiaofeng Shen	Cypress Semiconductor	Souhib Harb	Fairchild Semiconductor
Zeng Wei	Cypress Semiconductor	Amanda Ying	Feature Integration Technology Inc.
Adie Tan	Dell Inc.	Jacky Chan	Feature Integration Technology Inc.
Adolfo Montero	Dell Inc.	Kenny Hsieh	Feature Integration Technology Inc.
Bruce Montag	Dell Inc.	KungAn Lin	Feature Integration Technology Inc.
Gary Verdun	Dell Inc.	Paul Yang	Feature Integration Technology Inc.
Ken Nicholas	Dell Inc.	Su Jaden	Feature Integration Technology Inc.
Marcin Nowak	Dell Inc.	Yu-Lin Chu	Feature Integration Technology Inc.
Merle Wood	Dell Inc.	Yulin Lan	Feature Integration Technology Inc.
Mohammed Hijazi	Dell Inc.	AJ Yang	Foxconn / Hon Hai
Siddhartha Reddy	Dell Inc.	Bob Hall	Foxconn / Hon Hai
Terry Matula	Dell Inc.	Chihyin Kan	Foxconn / Hon Hai
Jay Hu	Derun Semiconductor	Fred Fons	Foxconn / Hon Hai
Shelly Liu	Derun Semiconductor	Jie Zheng	Foxconn / Hon Hai
Bindhu Vasu	Dialog Semiconductor (UK) Ltd	Patrick Cashier	Foxconn / Hon Hai
Chanchal Gupta	Dialog Semiconductor (UK) Ltd	Shruti Deore	Foxconn / Hon Hai
Dipti Baheti	Dialog Semiconductor (UK) Ltd	Steve Sedio	Foxconn / Hon Hai
Duc Doan	Dialog Semiconductor (UK) Ltd	Terry Little	Foxconn / Hon Hai
Holger Petersen	Dialog Semiconductor (UK) Ltd	Bob McVay	Fresco Logic Inc.
Jianming Yao	Dialog Semiconductor (UK) Ltd	Christopher Meyers	Fresco Logic Inc.
John Shi	Dialog Semiconductor (UK) Ltd	Dian Kurniawan	Fresco Logic Inc.
KE Hong	Dialog Semiconductor (UK) Ltd	Tom Burton	Fresco Logic Inc.
Kevin Mori	Dialog Semiconductor (UK) Ltd	Abraham Levkoy	Google Inc.
Larry Ping	Dialog Semiconductor (UK) Ltd	Adam Rodriguez	Google Inc.
Mengfei Liu	Dialog Semiconductor (UK) Ltd	Alec Berg	Google Inc.
Scott Brown	Dialog Semiconductor (UK) Ltd	Bartosz Szpila	Google Inc.
Yimin Chen	Dialog Semiconductor (UK) Ltd	Benson Leung	Google Inc.
Yong Li	Dialog Semiconductor (UK) Ltd	Chao Fei	Google Inc.
Justin Lee	Diodes Incorporated	Dave Bernard	Google Inc.
Dan Ellis	DisplayLink (UK) Ltd.	David Schneider	Google Inc.
Jason Young	DisplayLink (UK) Ltd.	Diana Zigterman	Google Inc.
Kevin Jacobs	DisplayLink (UK) Ltd.	Eric Herrmann	Google Inc.
Paulo Alcobia	DisplayLink (UK) Ltd.	George-Daniel Matei	Google Inc.
Peter Burgers	DisplayLink (UK) Ltd.	Jameson Thies	Google Inc.
Richard Petrie	DisplayLink (UK) Ltd.	Jim Guerin	Google Inc.

Juan Fantin	Google Inc.	Lee Leppo	HP Inc.
Ken Wu	Google Inc.	Rahul Lakdawala	HP Inc.
Kyle Tso	Google Inc.	Robin Castell	HP Inc.
Mark Hayter	Google Inc.	Roger Benson	HP Inc.
Nathan Kolluru	Google Inc.	Steve Chen	HP Inc.
Nithya Jagannathan	Google Inc.	Bai Sean	Huawei Technologies Co., Ltd.
Srikanth Lakshmikanthan	Google Inc.	Chunjiang Zhao	Huawei Technologies Co., Ltd.
Todd Broch	Google Inc.	JianQuan Wu	Huawei Technologies Co., Ltd.
Toshak Singhal	Google Inc.	Li Zongjian	Huawei Technologies Co., Ltd.
Vincent Palatin	Google Inc.	Liansheng Zheng	Huawei Technologies Co., Ltd.
Xuelin Wu	Google Inc.	Lihua Duan	Huawei Technologies Co., Ltd.
Zhenxue Xu	Google Inc.	Min Chen	Huawei Technologies Co., Ltd.
Alan Kinningham	Granite River Labs	Wang Feng	Huawei Technologies Co., Ltd.
Anand Murugan	Granite River Labs	Wei Haihong	Huawei Technologies Co., Ltd.
Balamurugan Manialagan	Granite River Labs	Zhenning Shi	Huawei Technologies Co., Ltd.
Medipalli Sowmya	Granite River Labs	James Xie	Hynetek Semiconductor Co., Ltd
Mike Engbretson	Granite River Labs	Yingyang Ou	Hynetek Semiconductor Co., Ltd
Mike Wu	Granite River Labs	Robert Heaton	Indie Semiconductor
Mukesh Tatiya	Granite River Labs	Vincent Wang	Indie Semiconductor
Naresh Botsa	Granite River Labs	Benjamin Kropf	Infineon Technologies
PoornaKumar M.	Granite River Labs	Sie Boo Chiang	Infineon Technologies
Prajwal Rathod	Granite River Labs	Tue Fatt David Wee	Infineon Technologies
Rajaraman V	Granite River Labs	Wee Tar Richard Ng	Infineon Technologies
Saai Goutham Revathi Selvam	Granite River Labs	Wolfgang Furtner	Infineon Technologies
Sivan Perumal	Granite River Labs	Aruni Nelson	Intel Corporation
Sivaram Murugesan	Granite River Labs	Bob Dunstan	Intel Corporation
Tim Lin	Granite River Labs	Brad Saunders	Intel Corporation
Vijay S.	Granite River Labs	Chee Lim Nge	Intel Corporation
Vijayakumar P	Granite River Labs	Christine Krause	Intel Corporation
Vishal Kakade	Granite River Labs	Chuen Ming Tan	Intel Corporation
Yogeshwaran Venkatesan	Granite River Labs	Dan Froelich	Intel Corporation
Jerry Qin	GuangDong OPPO Mobile Telecommunications Corp., Ltd.	David Harriman	Intel Corporation
Alan Berkema	Hewlett Packard	David Hines	Intel Corporation
Lee Atkinson	Hewlett Packard	David Thompson	Intel Corporation
Rahul Lakdawala	Hewlett Packard	Guobin Liu	Intel Corporation
Robin Castell	Hewlett Packard	Harry Skinner	Intel Corporation
Ron Schooley	Hewlett Packard	Henrik Leegaard	Intel Corporation
Steve Chen	Hewlett Packard	Jenn Chuan Cheng	Intel Corporation
Suketa Partiwalla	Hewlett Packard	Jervis Lin	Intel Corporation
Vaibhav Malik	Hewlett Packard	John Howard	Intel Corporation
Walter Fry	Hewlett Packard	Karthi Vadivelu	Intel Corporation
Hideyuki HAYAFUJI	Hosiden Corporation	Leo Heiland	Intel Corporation
Keiji Mine	Hosiden Corporation	Maarit Harkonen	Intel Corporation
Masaki Yamaoka	Hosiden Corporation	Nge Chee Lim	Intel Corporation
Takashi Muto	Hosiden Corporation	Paul Durley	Intel Corporation
Yasunori Nishikawa	Hosiden Corporation	Rahman Ismail	Intel Corporation
Alan Berkema	HP Inc.	Rajaram Regupathy	Intel Corporation
Kenneth Chan	HP Inc.	Ronald Swartz	Intel Corporation
Lee Atkinson	HP Inc.	Sarah Sharp	Intel Corporation

Steve McGowan	Intel Corporation	Eric Wen	Luxshare-ICT
Tim McKee	Intel Corporation	James Kirk	Luxshare-ICT
Toby Opferman	Intel Corporation	James Stevens	Luxshare-ICT
Uma Medepalli	Intel Corporation	Josue Castillo	Luxshare-ICT
Venkataramani	Intel Corporation	Pat Young	Luxshare-ICT
Gopalakrishnan	Intel Corporation	Scott Shuey	Luxshare-ICT
Ziv Kabiry	Intel Corporation		
Jia Wei	Intersil Corporation	Stone Lin	Luxshare-ICT
Weijie Huang	iST - Integrated Service Technology Inc.	Chikara Kakizawa	Maxim Integrated Products
Al Hsiao	ITE Tech. Inc.	Jacob Scott	Maxim Integrated Products
Greg Song	ITE Tech. Inc.	Ken Helfrich	Maxim Integrated Products
Richard Guo	ITE Tech. Inc.	Michael Miskho	Maxim Integrated Products
Victor Lin	ITE Tech. Inc.	Chris Yokum	MCCI Corporation
Y.C. Chou	ITE Tech. Inc.	Geert Knapen	MCCI Corporation
Kenta Minejima	Japan Aviation Electronics Industry Ltd. (JAE)	Terry Moore	MCCI Corporation
Mark Saubert	Japan Aviation Electronics Industry Ltd. (JAE)	Velmurugan Selvaraj	MCCI Corporation
Toshio Shimoyama	Japan Aviation Electronics Industry Ltd. (JAE)	Tung-Sheng Lin	MediaTek Inc.
Brian Fetz	Keysight Technologies Inc.	Satoru Kumashiro	MegaChips Corporation
Jit Lim	Keysight Technologies Inc.	Brian Marley	Microchip Technology Inc.
Koji Asakawa	Kinetic Technologies Inc.	Dave Perchlik	Microchip Technology Inc.
Babu Mailachalam	Lattice Semiconductor Corp	Don Perkins	Microchip Technology Inc.
Gianluca Mariani	Lattice Semiconductor Corp	Fernando Gonzalez	Microchip Technology Inc.
Joel Coplen	Lattice Semiconductor Corp	John Sisto	Microchip Technology Inc.
Thomas Watza	Lattice Semiconductor Corp	Josh Averyt	Microchip Technology Inc.
Vesa Lauri	Lattice Semiconductor Corp	Kiet Tran	Microchip Technology Inc.
Bruce Chuang	Leadtrend	Mark Bohm	Microchip Technology Inc.
Eilian Liu	Leadtrend	Matthew Kalibat	Microchip Technology Inc.
Chetan Kopalle	LeCroy Corporation	Mick Davis	Microchip Technology Inc.
Daniel H Jacobs	LeCroy Corporation	Prasanna Vengateshan	Microchip Technology Inc.
Jake Jacobs	LeCroy Corporation	Rich Wahler	Microchip Technology Inc.
Kimberley McKay	LeCroy Corporation	Richard Petrie	Microchip Technology Inc.
Mike Engbretson	LeCroy Corporation	Ronald Kunin	Microchip Technology Inc.
Mike Micheletti	LeCroy Corporation	Shannon Cash	Microchip Technology Inc.
Roy Chestnut	LeCroy Corporation	Thomas Farkas	Microchip Technology Inc.
Tyler Joe	LeCroy Corporation	Venkataraman Krishnamoorthy	Microchip Technology Inc.
Phil Jakes	Lenovo	Andrew Yang	Microsoft Corporation
Do Kyun Kim	LG electronics	Anthony Chen	Microsoft Corporation
Won-Jong Choi	LG electronics	Arvind Murching	Microsoft Corporation
Won-Jong Choi	LG Electronics Ltd.	Dave Perchlik	Microsoft Corporation
Aaron Melgar	Lion Semiconductor	David Voth	Microsoft Corporation
Chris Zhou	Lion Semiconductor	Geoff Shew	Microsoft Corporation
Sehyung Jeon	Lion Semiconductor	Jayson Kastens	Microsoft Corporation
Wonyoung Kim	Lion Semiconductor	Kai Inha	Microsoft Corporation
Yongho Kim	Lion Semiconductor	Marwan Kadado	Microsoft Corporation
Dave Thompson	LSI Corporation	Michelle Bergeron	Microsoft Corporation
Alan Kinningham	Luxshare-ICT	Nathan Sherman	Microsoft Corporation
Alan Liu	Luxshare-ICT	Rahul Ramadas	Microsoft Corporation
Scott Brenden	Intel Corporation	Randy Aull	Microsoft Corporation
Sridharan Ranganathan	Intel Corporation	Shiu Ng	Microsoft Corporation
Daniel Chen	Luxshare-ICT	Tieyong Yin	Microsoft Corporation

Timo Toivola	Microsoft Corporation	Hung-Chih Chiu	Power Forest Technology Corporation
Toby Nixon	Microsoft Corporation	Jay Tu	Power Forest Technology Corporation
Vahid Vassey	Microsoft Corporation	Adel Lahham	Power Integrations
Vivek Gupta	Microsoft Corporation	Aditya Kulkarni	Power Integrations
Yang You	Microsoft Corporation	Akshay Nayaknur	Power Integrations
Adib Al Abaji	Molex LLC	Amruta Patra	Power Integrations
Aaron Xu	Monolithic Power Systems Inc.	K R Rahul Raj	Power Integrations
Bo Zhou	Monolithic Power Systems Inc.	Kaushik Raam	Power Integrations
Christian Sporck	Monolithic Power Systems Inc.	Rahul Joshi	Power Integrations
Di Han	Monolithic Power Systems Inc.	Ricardo Pregiteer	Power Integrations
Zhihong Yu	Monolithic Power Systems Inc.	Shruti Anand	Power Integrations
Dan Wagner	Motorola Mobility Inc.	Amit gupta	Qualcomm, Inc
Ben Crowe	MQP Electronics Ltd.	George Paparrizos	Qualcomm, Inc
Pat Crowe	MQP Electronics Ltd.	Giovanni Garcea	Qualcomm, Inc
Sten Carlsen	MQP Electronics Ltd.	Jack Pham	Qualcomm, Inc
Kenji Oguma	NEC Corporation	James Goel	Qualcomm, Inc
ChinJui Lin	Nexperia B.V.	Joshua Warner	Qualcomm, Inc
Max Guan	Nexperia B.V.	Karyn Vuong	Qualcomm, Inc
Stefan Seider	Nexperia B.V.	Lalan Mishra	Qualcomm, Inc
Frank Borngreber	Nokia Corporation	Nicholas Cadieux	Qualcomm, Inc
Kai Inha	Nokia Corporation	Vamsi Samavedam	Qualcomm, Inc
Pekka Leinonen	Nokia Corporation	Vatsal Patel	Qualcomm, Inc
Richard Petrie	Nokia Corporation	Chris Sporck	Qualcomm, Inc.
Sten Carlsen	Nokia Corporation	Craig Aiken	Qualcomm, Inc.
Abhijeet Kulkarni	NXP Semiconductors	Narendra Mehta	Qualcomm, Inc.
Ahmad Yazdi	NXP Semiconductors	Terry Remple	Qualcomm, Inc.
Bart Vertenten	NXP Semiconductors	Will Kun	Qualcomm, Inc.
Dennis Ha	NXP Semiconductors	Yoram Rimoni	Qualcomm, Inc.
Dong Nguyen	NXP Semiconductors	Fan-Hau Hsu	Realtek Semiconductor Corp.
Guru Prasad	NXP Semiconductors	Tsung-Peng Chuang	Realtek Semiconductor Corp.
Ken Jaramillo	NXP Semiconductors	Atsushi Mitamura	Renesas Electronics Corp.
Krishnan TN	NXP Semiconductors	Bob Dunstan	Renesas Electronics Corp.
Michael Joehren	NXP Semiconductors	Brian Allen	Renesas Electronics Corp.
Robert de Nie	NXP Semiconductors	Dan Aoki	Renesas Electronics Corp.
Rod Whitby	NXP Semiconductors	Fengshuan Zhou	Renesas Electronics Corp.
Vijendra Kuroodi	NXP Semiconductors	Hajime Nozaki	Renesas Electronics Corp.
Winston Langeslag	NXP Semiconductors	John Carpenter	Renesas Electronics Corp.
Robert Heaton	Obsidian Technology	Kiichi Muto	Renesas Electronics Corp.
Andrew Yoo	ON Semiconductor	Masami Katagiri	Renesas Electronics Corp.
Brady Maasen	ON Semiconductor	Nobuo Furuya	Renesas Electronics Corp.
Bryan McCoy	ON Semiconductor	Patrick Yu	Renesas Electronics Corp.
Christian Klein	ON Semiconductor	Peter Teng	Renesas Electronics Corp.
Cor Voorwinden	ON Semiconductor	Philip Leung	Renesas Electronics Corp.
Edward Berrios	ON Semiconductor	Steve Roux	Renesas Electronics Corp.
Michael Smith	ON Semiconductor	Tetsu Sato	Renesas Electronics Corp.
Oscar Freitas	ON Semiconductor	Toshifumi Yamaoka	Renesas Electronics Corp.
Tom Duffy	ON Semiconductor	Yimin Chen	Renesas Electronics Corp.
Brian Collins	Parade Technologies Inc.	Chunan Kuo	Richtek Technology Corporation
Craig Wiley	Parade Technologies Inc.	Heinz Wei	Richtek Technology Corporation

Max Huang	Richtek Technology Corporation	Shannon Cash	SMSC
TZUHSIEN CHUANG	Richtek Technology Corporation	Mark Bohm	SMSC
Tatsuya Irisawa	Ricoh Company Ltd.	Tim Knowlton	SMSC
Akihiro Ono	Rohm Co. Ltd.	William Chiechi	SMSC
Chris Lin	Rohm Co. Ltd.	Shigenori Tagami	Sony Corporation
Hidenori Nishimoto	Rohm Co. Ltd.	Shinichi Hirata	Sony Corporation
Kris Bahar	Rohm Co. Ltd.	Amanda Hosler	Specwerkz
Manabu Miyata	Rohm Co. Ltd.	Bob Dunstan	Specwerkz
Ruben Balbuena	Rohm Co. Ltd.	Brad Saunders	Specwerkz
Takashi Sato	Rohm Co. Ltd.	Diane Lenox	Specwerkz
Vijendra Kuroodi	Rohm Co. Ltd.	Michael Munn	StarTech.com Ltd.
Yusuke Kondo	Rohm Co. Ltd.	Fabien Friess	ST-Ericsson
Kazuomi Nagai	ROHM Co., Ltd.	Giuseppe Platania	ST-Ericsson
Matti Kulmala	Salcomp Plc	Jean-Francois Gatto	ST-Ericsson
Toni Lehimo	Salcomp Plc	Milan Stamenkovic	ST-Ericsson
Edward Lee	Samsung Electronics Co. Ltd.	Nicolas Florenchie	ST-Ericsson
Tong Kim	Samsung Electronics Co. Ltd.	Patrizia Milazzo	ST-Ericsson
Amit Bouzaglo	Scosche Industries	Christophe Cochard	STMicroelectronics
Alvin Cox	Seagate Technology LLC	Christophe Lorin	STMicroelectronics
Emmanuel Lemay	Seagate Technology LLC	Filippo Bonaccorso	STMicroelectronics
John Hein	Seagate Technology LLC	Jessy Guilbot	STMicroelectronics
Marc Noblitt	Seagate Technology LLC	Joel Huloux	STMicroelectronics
Michael Morgan	Seagate Technology LLC	John Bloomfield	STMicroelectronics
Ronald Rueckert	Seagate Technology LLC	Massimo Panzica	STMicroelectronics
Tony Priborsky	Seagate Technology LLC	Meriem Mersel	STMicroelectronics
Chin Chang	Semtech Corporation	Nathalie Ballot	STMicroelectronics
Tom Farkas	Semtech Corporation	Pascal Legrand	STMicroelectronics
Ankit Garg	Siemens Industry Software Inc.	Patrizia Milazzo	STMicroelectronics
Ning Dai	Silergy Corp.	Richard O'Connor	STMicroelectronics
Wanfeng Zhang	Silergy Corp.	Morten Christiansen	Synopsys, Inc.
Kafai Leung	Silicon Laboratories, Inc.	Nivin George	Synopsys, Inc.
Kok Hong Soh	Silicon Laboratories, Inc.	Prishkit Abrol	Synopsys, Inc.
Sorin Badiu	Silicon Laboratories, Inc.	Zongyao Wen	Synopsys, Inc.
Steven Ghang	Silicon Laboratories, Inc.	Joan Marrinan	Tektronix
Abhishek Sardeshpande	SiliConch Systems Private Limited	Kimberley McKay	Teledyne-LeCroy
Aniket Mathad	SiliConch Systems Private Limited	Matthew Dunn	Teledyne-LeCroy
Chandana N	SiliConch Systems Private Limited	Tony Minchell	Teledyne-LeCroy
Jaswanth Ammineni	SiliConch Systems Private Limited	Anand Dabak	Texas Instruments
Jinisha Patel	SiliConch Systems Private Limited	Annamalai Kasthuri	Texas Instruments
Kaustubh Kumar	SiliConch Systems Private Limited	BIJU Erayamkot	Texas Instruments
Nitish	SiliConch Systems Private Limited	Panayamthatta	Texas Instruments
Pavitra Balasubramanian	SiliConch Systems Private Limited	Bill Waters	Texas Instruments
Rakesh Polasa	SiliConch Systems Private Limited	Bing Lu	Texas Instruments
Satish Anand Verkila	SiliConch Systems Private Limited	Deric Waters	Texas Instruments
Shubham Paliwal	SiliConch Systems Private Limited	Grant Ley	Texas Instruments
Vishnu Pusuluri	SiliConch Systems Private Limited	Gregory Watkins	Texas Instruments
John Sisto	SMSC	Ingolf Frank	Texas Instruments
Ken Gay	SMSC	Ivo Huber	Texas Instruments
Richard Wahler	SMSC	Javed Ahmad	Texas Instruments
		Jean Picard	Texas Instruments

John Perry	Texas Instruments
Kasthuri Annamalai	Texas Instruments
Martin Patoka	Texas Instruments
Mike Campbell	Texas Instruments
Scott Jackson	Texas Instruments
Shafiuddin Mohammed	Texas Instruments
Srinath Hosur	Texas Instruments
Steven Tom	Texas Instruments
Yoon Lee	Texas Instruments
Tim Wilhelm	The Silanna Group Pty. Ltd.
Tod Wolf	The Silanna Group Pty. Ltd.
Chris Yokum	Total Phase
Dylan Su	UL LLC
Eric Wall	UL LLC
Jason Smith	UL LLC
Terry Kao	UL LLC
Steven Chen	Unigraf OY
Topi Lampiranta	Unigraf OY
Brad Cox	Ventev Mobile
Colin Vose	Ventev Mobile
Dydron Lin	VIA Technologies, Inc.
Fong-Jim Wang	VIA Technologies, Inc.
Jay Tseng	VIA Technologies, Inc.
Rex Chang	VIA Technologies, Inc.
Terrance Shih	VIA Technologies, Inc.
Ho Wen Tsai	Weltrend Semiconductor
Hung Chiang	Weltrend Semiconductor
Jeng Cheng Liu	Weltrend Semiconductor
Priscilla Lee	Weltrend Semiconductor
Wayne Lo	Weltrend Semiconductor
Charles Neumann	Western Digital Technologies, Inc.
Curtis Stevens	Western Digital Technologies, Inc.
John Maroney	Western Digital Technologies, Inc.
Joe O'Brien	Wilder Technologies
Will Miller	Wilder Technologies
Canfeng Chen	Xiaomi Communications Co., Ltd.
Juejia Zhou	Xiaomi Communications Co., Ltd.
Xiaoxing Yang	Xiaomi Communications Co., Ltd.
Liu Qiong	Zhuhai Smartware Technology Co., Ltd.
Long Zhang	Zhuhai Smartware Technology Co., Ltd.
Yuanchao Liang	Zhuhai Smartware Technology Co., Ltd.

Table Of Contents

Revision History	2
LIMITED COPYRIGHT LICENSE	5
INTELLECTUAL PROPERTY DISCLAIMER	5
Editors	6
Contributors	6
Table Of Contents	13
List of Figures	19
List of Tables	27
1 Introduction	34
1.1 Overview.....	34
1.2 Purpose	35
1.2.1 Scope	36
1.3 Section Overview	36
1.4 Conventions.....	37
1.4.1 Precedence	37
1.4.2 Keywords	37
1.4.3 Numbering	38
1.5 Related Documents	39
1.6 Terms and Abbreviations.....	40
1.7 Parameter Values.....	52
1.8 Changes from Revision 3.0.....	52
1.9 Compatibility with Revision 2.0	52
2 Overview	53
2.1 Introduction	53
2.1.1 Power Delivery Source Operational Contracts	53
2.1.2 Power Delivery Contract Negotiation	53
2.1.3 Other Uses for Power Delivery	54
2.2 Compatibility with Revision 2.0	54
2.3 USB Power Delivery Capable Devices.....	55
2.4 SOP* Communication	57
2.4.1 Introduction	57
2.4.2 SOP* Collision Avoidance	57
2.4.3 SOP Communication	57
2.4.4 SOP'/SOP'' Communication with Cable Plugs	57
2.5 Operational Overview	59
2.5.1 Source Operation	59
2.5.2 Sink Operation	62
2.5.3 Cable Plugs	65
2.6 Architectural Overview	66
2.6.1 Policy	69
2.6.2 Message Formation and Transmission	70
2.6.3 Collision Avoidance	70
2.6.4 Power supply	71
2.6.5 DFP/UFP	71

2.6.6	Cable and Connectors	72
2.6.7	Interactions between Non-PD, BC, and PD devices	72
2.6.8	Power Rules	72
2.7	Extended Power Range (EPR) Operation	73
2.8	Charging Models	75
2.8.1	Fixed Supply Charging Models	75
2.8.2	Programmable Power Supply (PPS) Charging Models	75
2.8.3	Adjustable Voltage Supply (AVS) Charging Models	76
3	USB Type-A and USB Type-B Cable Assemblies and Connectors	77
4	Electrical Requirements	78
4.1	Interoperability with other USB Specifications	78
4.2	Dead Battery Detection / Unpowered Port Detection	78
4.3	Cable IR Ground Drop (IR Drop)	78
4.4	Cable Type Detection	78
5	Physical Layer	79
5.1	Physical Layer Overview	79
5.2	Physical Layer Functions	79
5.3	Symbol Encoding	80
5.4	Ordered Sets	81
5.5	Transmitted Bit Ordering	83
5.6	Packet Format	84
5.6.1	Packet Framing	84
5.6.2	CRC	86
5.6.3	Packet Detection Errors	89
5.6.4	Hard Reset	89
5.6.5	Cable Reset	90
5.7	Collision Avoidance	91
5.8	Bi-phase Mark Coding (BMC) Signaling Scheme	92
5.8.1	Encoding and signaling	92
5.8.2	Transmit and Receive Masks	96
5.8.3	Transmitter Load Model	103
5.8.4	BMC Common specifications	105
5.8.5	BMC Transmitter Specifications	106
5.8.6	BMC Receiver Specifications	110
5.9	Built in Self-Test (BIST)	113
5.9.1	BIST Carrier Mode	113
5.9.2	BIST Test Data Mode	113
6	Protocol Layer	114
6.1	Overview	114
6.2	Messages	115
6.2.1	Message Construction	115
6.3	Control Message	128
6.3.1	GoodCRC Message	129
6.3.2	GotoMin Message (Deprecated)	129
6.3.3	Accept Message	129
6.3.4	Reject Message	129
6.3.5	Ping Message	130
6.3.6	PS_RDY Message	130
6.3.7	Get_Source_Cap Message	131
6.3.8	Get_Sink_Cap Message	131

6.3.9	DR_Swap Message	131
6.3.10	PR_Swap Message	131
6.3.11	VCONN_Swap Message	132
6.3.12	Wait Message	133
6.3.13	Soft Reset Message	134
6.3.14	Data_Reset Message	135
6.3.15	Data_Reset_Complete Message	135
6.3.16	Not_Supported Message	135
6.3.17	Get_Source_Cap_Extended Message	136
6.3.18	Get_Status Message	136
6.3.19	FR_Swap Message	136
6.3.20	Get_PPS_Status	137
6.3.21	Get_Country_Codes	137
6.3.22	Get_Sink_Cap_Extended Message	137
6.3.23	Get_Source_Info Message	137
6.3.24	Get_Revision Message	137
6.4	Data Message	138
6.4.1	Capabilities Message	139
6.4.2	Request Message	155
6.4.3	BIST Message	159
6.4.4	Vendor Defined Message	162
6.4.5	Battery_Status Message	196
6.4.6	Alert Message	198
6.4.7	Get_Country_Info Message	201
6.4.8	Enter_USB Message	202
6.4.9	EPR_Request Message	205
6.4.10	EPR_Mode Message	206
6.4.11	Source_Info Message	212
6.4.12	Revision Message	214
6.5	Extended Message	215
6.5.1	Source_Capabilities_Extended Message	216
6.5.2	Status Message	221
6.5.3	Get_Battery_Cap Message	227
6.5.4	Get_Battery_Status Message	227
6.5.5	Battery_Capabilities Message	228
6.5.6	Get_Manufacturer_Info Message	230
6.5.7	Manufacturer_Info Message	231
6.5.8	Security Messages	233
6.5.9	Firmware Update Messages	234
6.5.10	PPS_Status Message	235
6.5.11	Country_Codes Message	237
6.5.12	Country_Info Message	238
6.5.13	Sink_Capabilities_Extended Message	239
6.5.14	Extended_Control Message	244
6.5.15	EPR Capabilities Message	245
6.5.16	Vendor_Defined_Extended Message	247
6.6	Timers	249
6.6.1	CRCReceiveTimer	249
6.6.2	SenderResponseTimer	249
6.6.3	Capability Timers	249
6.6.4	Wait Timers and Times	251
6.6.5	Power Supply Timers	251
6.6.6	NoResponseTimer	253
6.6.7	BIST Timers	253
6.6.8	Power Role Swap Timers	254
6.6.9	Soft Reset Timers	254
6.6.10	Data Reset Timers	254
6.6.11	Hard Reset Timers	255

6.6.12	Structured VDM Timers	255
6.6.13	VCONN Timers	257
6.6.14	tCableMessage	257
6.6.15	DiscoverIdentityTimer	257
6.6.16	Collision Avoidance Timers	257
6.6.17	Fast Role Swap Timers	258
6.6.18	Chunking Timers	258
6.6.19	Programmable Power Supply Timers	259
6.6.20	tEnterUSB	260
6.6.21	EPR Timers	260
6.6.22	Time Values and Timers	262
6.7	Counters.....	265
6.7.1	MessageID Counter	265
6.7.2	Retry Counter	265
6.7.3	Hard Reset Counter	266
6.7.4	Capabilities Counter	266
6.7.5	Discover Identity Counter	266
6.7.6	VDMBusyCounter	266
6.7.7	Counter Values and Counters	267
6.8	Reset	268
6.8.1	Soft Reset and Protocol Error	268
6.8.2	Data Reset	270
6.8.3	Hard Reset	270
6.8.4	Cable Reset	271
6.9	Accept, Reject and Wait.....	272
6.10	Collision Avoidance.....	273
6.11	Message Discarding.....	274
6.12	State behavior.....	275
6.12.1	Introduction to state diagrams used in Chapter 6	275
6.12.2	State Operation	276
6.12.3	List of Protocol Layer States	298
6.13	Message Applicability	300
6.13.1	Applicability of Control Messages	301
6.13.2	Applicability of Data Messages	303
6.13.3	Applicability of Extended Messages	305
6.13.4	Applicability of Extended Control Messages	308
6.13.5	Applicability of Structured VDM Commands	309
6.13.6	Applicability of Reset Signaling	310
6.13.7	Applicability of Fast Role Swap Request	310
6.14	Value Parameters.....	311
7	Power Supply.....	312
7.1	Source Requirements.....	312
7.1.1	Behavioral Aspects	312
7.1.2	Source Bulk Capacitance	312
7.1.3	Types of Sources	312
7.1.4	Source Transitions	313
7.1.5	Response to Hard Resets	322
7.1.6	Changing the Output Power Capability	323
7.1.7	Robust Source Operation	323
7.1.8	Output Voltage Tolerance and Range	325
7.1.9	Charging and Discharging the Bulk Capacitance on VBUS	328
7.1.10	Swap Standby for Sources	328
7.1.11	Source Peak Current Operation	328
7.1.12	Source Capabilities Extended Parameters	329
7.1.13	Fast Role Swap	331

7.1.14	Non-application of VBUS Slew Rate Limits	332
7.1.15	VCONN Power Cycle	333
7.2	Sink Requirements	335
7.2.1	Behavioral Aspects	335
7.2.2	Sink Bulk Capacitance	335
7.2.3	Sink Standby	335
7.2.4	Suspend Power Consumption	336
7.2.5	Zero Negotiated Current	336
7.2.6	Transient Load Behavior	336
7.2.7	Swap Standby for Sinks	336
7.2.8	Sink Peak Current Operation	336
7.2.9	Robust Sink Operation	337
7.2.10	Fast Role Swap	338
7.3	Transitions.....	339
7.3.1	Transitions caused by a Request Message	340
7.3.2	Transitions Caused by Power Role Swap	388
7.3.3	Transitions Caused by Hard Reset	396
7.3.4	Transitions Caused by Fast Role Swap	400
7.4	Electrical Parameters.....	404
7.4.1	Source Electrical Parameters	404
7.4.2	Sink Electrical Parameters	413
7.4.3	Common Electrical Parameters	415
8	Device Policy	416
8.1	Overview.....	416
8.2	Device Policy Manager.....	417
8.2.1	Capabilities	418
8.2.2	System Policy	418
8.2.3	Control of Source/Sink	419
8.2.4	Cable Detection	419
8.2.5	Managing Power Requirements	420
8.2.6	Use of "Unconstrained Power" bit with Batteries and AC supplies	421
8.2.7	Interface to the Policy Engine	423
8.3	Policy Engine.....	424
8.3.1	Introduction	424
8.3.2	Atomic Message Sequence Diagrams	425
8.3.3	State Diagrams	822
9	States and Status Reporting	975
9.1	Overview.....	975
9.1.1	PDUSB Device and Hub Requirements	979
9.1.2	Mapping to USB Device States	980
9.1.3	PD Software Stack	983
9.1.4	PDUSB Device Enumeration	984
9.2	PD Specific Descriptors	985
9.2.1	USB Power Delivery Capability Descriptor	986
9.2.2	Battery Info Capability Descriptor	987
9.2.3	PD Consumer Port Capability Descriptor	988
9.2.4	PD Provider Port Capability Descriptor	989
9.3	PD Specific Requests and Events.....	990
9.3.1	PD Specific Requests	990
9.4	PDUSB Hub and PDUSB Peripheral Device Requests.....	991
9.4.1	GetBatteryStatus	991
9.4.2	SetPDFeature	992
10	Power Rules	995

10.1	Introduction	995
10.2	Source Power Rules	995
10.2.1	Source Power Rule Considerations	996
10.2.2	Normative Voltages and Currents	997
10.2.3	Optional Voltages/Currents	1005
10.3	Sink Power Rules	1013
10.3.1	Sink Power Rule Considerations	1013
10.3.2	Normative Sink Rules	1013
A	CRC calculation	1015
A.1	C code example	1015
B	Message Sequence Examples (Deprecated)	1016
C	VDM Command Examples	1017
C.1	Discover Identity Example.....	1017
C.1.1	Discover Identity Command request	1017
C.1.2	Discover Identity Command response - Active Cable.	1018
C.1.3	Discover Identity Command response - Hub.	1020
C.2	Discover SVIDs Example	1021
C.2.1	Discover SVIDs Command request	1021
C.2.2	Discover SVIDs Command response	1022
C.3	Discover Modes Example.....	1023
C.3.1	Discover Modes Command request	1023
C.3.2	Discover Modes Command response	1024
C.4	Enter Mode Example	1025
C.4.1	Enter Mode Command request	1025
C.4.2	Enter Mode Command response	1026
C.4.3	Enter Mode Command request with additional VDO.	1027
C.5	Exit Mode Example.....	1028
C.5.1	Exit Mode Command request	1028
C.5.2	Exit Mode Command response	1029
C.6	Attention Example.....	1030
C.6.1	Attention Command request	1030
C.6.2	Attention Command request with additional VDO.	1031
D	BMC Receiver Design Examples	1032
D.1	Finite Difference Scheme	1032
D.1.1	Sample Circuitry	1032
D.1.2	Theory	1032
D.1.3	Data Recovery	1034
D.1.4	Noise Zone and Detection Zone	1035
D.2	Subtraction Scheme	1036
D.2.1	Sample Circuitry	1036
D.2.2	Output of Each Circuit Block	1036
D.2.3	Subtractor Output at Power Source and Power Sink	1036
D.2.4	Noise Zone and Detection Zone	1037
E	FRS System Level Example	1038
E.1	Overview.....	1038
E.2	FRS Initial Setup	1041
E.3	FRS Process	1044

List of Figures

1	Introduction	34
2	Overview	53
Figure 2.1	Logical Structure of USB Power Delivery Capable Devices.....	55
Figure 2.2	Example SOP' Communication between VCONN Source and Cable Plug(s)	58
Figure 2.3	USB Power Delivery Communications Stack.....	67
Figure 2.4	USB Power Delivery Communication Over USB	68
Figure 2.5	High Level Architecture View	69
Figure 2.6	Example of a Normal EPR Mode Operational Flow	74
3	USB Type-A and USB Type-B Cable Assemblies and Connectors	77
4	Electrical Requirements.....	78
5	Physical Layer	79
Figure 5.1	Interpretation of ordered sets	81
Figure 5.2	Transmit Order for Various Sizes of Data.....	83
Figure 5.3	USB Power Delivery Packet Format.....	84
Figure 5.4	CRC-32 Generation	88
Figure 5.5	Line format of Hard Reset.....	89
Figure 5.6	Line format of Cable Reset.....	90
Figure 5.7	BMC Example	92
Figure 5.8	BMC Transmitter Block Diagram.....	92
Figure 5.9	BMC Receiver Block Diagram.....	93
Figure 5.10	BMC Encoded Start of Preamble	93
Figure 5.11	Transmitting or Receiving BMC Encoded Frame Terminated by Zero with High-to-Low Last Transition.....	94
Figure 5.12	Transmitting or Receiving BMC Encoded Frame Terminated by One with High-to-Low Last Transition.....	94
Figure 5.13	Transmitting or Receiving BMC Encoded Frame Terminated by Zero with Low to High Last Transition.....	95
Figure 5.14	Transmitting or Receiving BMC Encoded Frame Terminated by One with Low to High Last Transition	95
Figure 5.15	BMC Tx 'ONE' Mask	96
Figure 5.16	BMC Tx 'ZERO' Mask.....	97
Figure 5.17	BMC Rx 'ONE' Mask when Sourcing Power.....	99
Figure 5.18	BMC Rx 'ZERO' Mask when Sourcing Power	100
Figure 5.19	BMC Rx 'ONE' Mask when Power neutral.....	100
Figure 5.20	BMC Rx 'ZERO' Mask when Power neutral	101
Figure 5.21	BMC Rx 'ONE' Mask when Sinking Power	101
Figure 5.22	BMC Rx 'ZERO' Mask when Sinking Power	102
Figure 5.23	Transmitter Load Model for BMC Tx from a Source	103
Figure 5.24	Transmitter Load Model for BMC Tx from a Sink	103
Figure 5.25	Transmitter diagram illustrating zDriver.....	107
Figure 5.26	Inter-Frame Gap Timings.....	108
Figure 5.27	Example Multi-Drop Configuration showing two DRPs	111
Figure 5.28	Example Multi-Drop Configuration showing a DFP and UFP.....	111
Figure 5.29	Test Frame.....	113
6	Protocol Layer	114
Figure 6.1	USB Power Delivery Packet Format for a Control Message.....	115
Figure 6.2	USB Power Delivery Packet Format including Data Message Payload	116
Figure 6.3	USB Power Delivery Packet Format including an Extended Message Header and Payload	116

Figure 6.4	Example Security_Request sequence Unchunked (Chunked bit = 0)	123
Figure 6.5	Example byte transmission for Security_Request Message of Data Size 7 (Chunked bit is set to zero).....	123
Figure 6.6	Example byte transmission for Security_Response Message of Data Size 30 (Chunked bit is set to zero)	124
Figure 6.7	Example Security_Request sequence Chunked (Chunked bit = 1).....	125
Figure 6.8	Example Security_Request Message of Data Size 7 (Chunked bit set to 1).....	126
Figure 6.9	Example Chunk 0 of Security_Response Message of Data Size 30 (Chunked bit set to 1).....	126
Figure 6.10	Example byte transmission for a Security_Response Message Chunk request (Chunked bit is set to 1).....	127
Figure 6.11	Example Chunk 1 of Security_Response Message of Data Size 30 (Chunked bit set to 1).....	127
Figure 6.12	SPR Capabilities Message Construction.....	152
Figure 6.13	Example Capabilities Message with 2 Power Data Objects.....	152
Figure 6.14	BIST Message	159
Figure 6.15	Vendor Defined Message.....	162
Figure 6.16	Discover Identity Command response.....	169
Figure 6.17	Discover Identity Command response for a DRD.....	169
Figure 6.18	Example Discover SVIDs response with 3 SVIDs.....	186
Figure 6.19	Example Discover SVIDs response with 4 SVIDs.....	187
Figure 6.20	Example Discover SVIDs response with 12 SVIDs followed by an empty response.....	187
Figure 6.21	Example Discover Modes response for a given SVID with 3 Modes	188
Figure 6.22	Successful Enter Mode sequence.....	189
Figure 6.23	Unsuccessful Enter Mode sequence due to NAK.....	190
Figure 6.24	Exit Mode sequence.....	191
Figure 6.25	Attention Command request/response sequence	192
Figure 6.26	Command request/response sequence	193
Figure 6.27	Enter/Exit Mode Process	195
Figure 6.28	Battery_Status Message	196
Figure 6.29	Alert Message.....	198
Figure 6.30	Get_Country_Info Message	201
Figure 6.31	Enter_USB Message	203
Figure 6.32	EPR_Request Message.....	205
Figure 6.33	EPR Mode DO Message.....	206
Figure 6.34	Illustration of process to enter EPR Mode.....	208
Figure 6.35	Source_Info Message.....	212
Figure 6.36	Revision Message Data Object	214
Figure 6.37	Source_Capabilities_Extended Message	216
Figure 6.38	SOP Status Message.....	221
Figure 6.39	SOP'/SOP'' Status Message.....	226
Figure 6.40	Get_Battery_Cap Message	227
Figure 6.41	Get_Battery_Status Message	227
Figure 6.42	Battery_Capabilities Message.....	228
Figure 6.43	Get_Manufacturer_Info Message.....	230
Figure 6.44	Manufacturer_Info Message.....	231
Figure 6.45	Security_Request Message.....	233
Figure 6.46	Security_Response Message	233
Figure 6.47	Firmware_Update_Request Message	234
Figure 6.48	Firmware_Update_Response Message	234
Figure 6.49	PPS_Status Message.....	235
Figure 6.50	Country_Codes Message	237
Figure 6.51	Country_Info Message	238
Figure 6.52	Sink_Capabilities_Extended Message.....	239
Figure 6.53	Extended_Control Message	244
Figure 6.54	Mapping SPR Capabilities to EPR Capabilities.....	245
Figure 6.55	EPR_Source_Capabilities message with no EPR PDOs	246
Figure 6.56	Vendor_Defined_Extended Message	247
Figure 6.57	Outline of States	275
Figure 6.58	References to states.....	275

Figure 6.59	Chunking architecture Showing Message and Control Flow	277
Figure 6.60	Chunked Rx State Diagram.....	278
Figure 6.61	Chunked Tx State Diagram.....	281
Figure 6.62	Chunked Message Router State Diagram	284
Figure 6.63	Common Protocol Layer Message Transmission State Diagram	286
Figure 6.64	Source Protocol Layer Message Transmission State Diagram.....	289
Figure 6.65	Sink Protocol Layer Message Transmission State Diagram.....	291
Figure 6.66	Protocol layer Message reception	293
Figure 6.67	Hard/Cable Reset	295

7 Power Supply 312

Figure 7.1	Placement of Source Bulk Capacitance	312
Figure 7.2	Transition Envelope for Positive Voltage Transitions	313
Figure 7.3	Transition Envelope for Negative Voltage Transitions.....	314
Figure 7.4	PPS Positive Voltage Transitions.....	315
Figure 7.5	PPS Negative Voltage Transitions.....	316
Figure 7.6	SPR PPS Programmable Voltage and Current Limit.....	318
Figure 7.7	SPR PPS Constant Power.....	319
Figure 7.8	AVS Positive Voltage Transitions	321
Figure 7.9	AVS Negative Voltage Transitions.....	321
Figure 7.10	Source VBUS and VCONN Response to Hard Reset.....	323
Figure 7.11	Application of vSrcNew and vSrcValid limits after tSrcReady.....	325
Figure 7.12	Expected AVS/PPS Ripple Relative to an LSB.....	326
Figure 7.13	Allowed DNL errors and tolerance of Voltage and Current in AVS/PPS mode	327
Figure 7.14	Source Peak Current Overload	329
Figure 7.15	Holdup Time Measurement	330
Figure 7.16	VBUS Power during Fast Role Swap	331
Figure 7.17	VBUS detection and timing during Fast Role Swap, initial VBUS (at new source) > vSafe5V(min).....	332
Figure 7.18	VBUS detection and timing during Fast Role Swap, initial VBUS (at new source) < vSafe5V(min).....	332
Figure 7.19	Data Reset UFP VCONN Power Cycle	333
Figure 7.20	Data Reset DFP VCONN Power Cycle	334
Figure 7.21	Placement of Sink Bulk Capacitance	335
Figure 7.22	Transition Diagram for Increasing the Voltage.....	342
Figure 7.23	Transition Diagram for Increasing the Voltage and Current.....	345
Figure 7.24	Transition Diagram for Increasing the Voltage and Decreasing the Current.....	348
Figure 7.25	Transition Diagram for Decreasing the Voltage and Increasing the Current.....	351
Figure 7.26	Transition Diagram for Decreasing the Voltage.....	354
Figure 7.27	Transition Diagram for Decreasing the Voltage and the Current.....	357
Figure 7.28	Transition Diagram for no change in Current or Voltage	360
Figure 7.29	Transition Diagram for Increasing the Current	362
Figure 7.30	Transition Diagram for Decreasing the Current.....	365
Figure 7.31	Transition Diagram for Increasing the Programmable Power Supply Voltage.....	368
Figure 7.32	Transition Diagram for Decreasing the Programmable Power Supply Voltage	371
Figure 7.33	Transition Diagram for increasing the Current in PPS mode.....	374
Figure 7.34	Transition Diagram for decreasing the Current in PPS mode.....	377
Figure 7.35	Transition Diagram for no change in Current or Voltage in PPS mode	380
Figure 7.36	Transition Diagram for Increasing the Adjustable Power Supply Voltage.....	382
Figure 7.37	Transition Diagram for Decreasing the Adjustable Voltage Supply Voltage.....	385
Figure 7.38	Transition Diagram for no change in Current or Voltage in AVS mode.....	387
Figure 7.39	Transition Diagram for a Sink Requested Power Role Swap	389
Figure 7.40	Transition Diagram for a Source Requested Power Role Swap	393
Figure 7.41	Transition Diagram for a Source Initiated Hard Reset.....	397
Figure 7.42	Transition Diagram for a Sink Initiated Hard Reset.....	399
Figure 7.43	Transition Diagram for Fast Role Swap.....	401

8 Device Policy 416

Figure 8.1	Example of daisy chained displays	422
Figure 8.2	Basic Message Exchange (Successful)	426
Figure 8.3	Basic Message flow indicating possible errors.....	427
Figure 8.4	Basic Message Flow with Bad followed by a Retry.....	428
Figure 8.5	Successful Fixed, Variable or Battery SPR Power Negotiation	448
Figure 8.6	Rejected Fixed, Variable or Battery SPR Power Negotiation.....	452
Figure 8.7	Wait response to Fixed, Variable or Battery SPR Power Negotiation	455
Figure 8.8	SPR PPS Keep Alive.....	458
Figure 8.9	SPR Sink Makes Request (Accept)	461
Figure 8.10	SPR Sink Makes Request (Reject).....	464
Figure 8.11	SPR Sink Makes Request (Wait).....	467
Figure 8.12	Entering EPR Mode (Success).....	470
Figure 8.13	Entering EPR Mode (Failure due to non-EPR cable).....	473
Figure 8.14	Entering EPR Mode (Failure of VCONN Swap).....	476
Figure 8.15	Successful Fixed EPR Power Negotiation	480
Figure 8.16	Rejected Fixed EPR Power Negotiation.....	484
Figure 8.17	Wait response to Fixed EPR Power Negotiation.....	487
Figure 8.18	EPR Keep Alive	490
Figure 8.19	Exiting EPR Mode (Sink Initiated)	493
Figure 8.20	Exiting EPR Mode (Source Initiated)	496
Figure 8.21	EPR Sink Makes Request (Accept)	499
Figure 8.22	EPR Sink Makes Request (Reject)	502
Figure 8.23	EPR Sink Makes Request (Wait)	505
Figure 8.24	Unsupported message.....	508
Figure 8.25	Soft Reset	511
Figure 8.26	DFP Initiated Data Reset where the DFP is the VCONN Source.....	514
Figure 8.27	DFP Receives Data Reset where the DFP is the VCONN Source	517
Figure 8.28	DFP Initiated Data Reset where the UFP is the VCONN Source.....	520
Figure 8.29	DFP Receives a Data Reset where the UFP is the VCONN Source.....	524
Figure 8.30	Source initiated Hard Reset.....	528
Figure 8.31	Sink Initiated Hard Reset.....	531
Figure 8.32	Source initiated reset - Sink long reset.....	534
Figure 8.33	Successful Power Role Swap Sequence Initiated by the Source	538
Figure 8.34	Rejected Power Role Swap Sequence Initiated by the Source.....	542
Figure 8.35	Power Role Swap Sequence with wait Initiated by the Source	545
Figure 8.36	Successful Power Role Swap Sequence Initiated by the Sink	549
Figure 8.37	Rejected Power Role Swap Sequence Initiated by the Sink.....	553
Figure 8.38	Power Role Swap Sequence with wait Initiated by the Sink	556
Figure 8.39	Successful Fast Role Swap Sequence	560
Figure 8.40	Data Role Swap, UFP operating as Sink initiates.....	564
Figure 8.41	Rejected Data Role Swap, UFP operating as Sink initiates.....	567
Figure 8.42	Data Role Swap with Wait, UFP operating as Sink initiates.....	570
Figure 8.43	Data Role Swap, UFP operating as Source initiates	573
Figure 8.44	Rejected Data Role Swap, UFP operating as Source initiates.....	576
Figure 8.45	Data Role Swap with Wait, UFP operating as Source initiates	579
Figure 8.46	Data Role Swap, DFP operating as Source initiates.....	582
Figure 8.47	Rejected Data Role Swap, DFP operating as Source initiates.....	585
Figure 8.48	Data Role Swap with Wait, DFP operating as Source initiates	588
Figure 8.49	Data Role Swap, DFP operating as Sink initiates.....	591
Figure 8.50	Rejected Data Role Swap, DFP operating as Sink initiates.....	594
Figure 8.51	Data Role Swap with Wait, DFP operating as Sink initiates.....	597
Figure 8.52	Successful VCONN Source Swap, initiated by VCONN Source	600
Figure 8.53	Rejected VCONN Source Swap, initiated by VCONN Source.....	603
Figure 8.54	VCONN Source Swap with Wait, initiated by VCONN Source.....	606
Figure 8.55	VCONN Source Swap, initiated by non-VCONN Source.....	609
Figure 8.56	Rejected VCONN Source Swap, initiated by non-VCONN Source.....	612

Figure 8.57	VCONN Source Swap with Wait	615
Figure 8.58	Source Alert to Sink	618
Figure 8.59	Sink Alert to Source	620
Figure 8.60	Sink Gets Source Status	622
Figure 8.61	Source Gets Sink Status	625
Figure 8.62	VCONN Source Gets Cable Plug Status	628
Figure 8.63	Sink Gets Source PPS Status	631
Figure 8.64	Sink Gets Source's Capabilities	634
Figure 8.65	Dual-Role Source Gets Dual-Role Sink's Capabilities as a Source	637
Figure 8.66	Source Gets Sink's Capabilities	640
Figure 8.67	Dual-Role Sink Gets Dual-Role Source's Capabilities as a Sink	643
Figure 8.68	Sink Gets Source's EPR Capabilities	646
Figure 8.69	Dual-Role Source Gets Dual-Role Sink's Capabilities as an EPR Source	649
Figure 8.70	Source Gets Sink's EPR Capabilities	652
Figure 8.71	Dual-Role Sink Gets Dual-Role Source's Capabilities as an EPR Sink	655
Figure 8.72	Sink Gets Source's Extended Capabilities	658
Figure 8.73	Dual-Role Source Gets Dual-Role Sink's Extended Capabilities	661
Figure 8.74	Source Gets Sink's Extended Capabilities	664
Figure 8.75	Dual-Role Sink Gets Dual-Role Source's Extended Capabilities	667
Figure 8.76	Sink Gets Source's Battery Capabilities	670
Figure 8.77	Source Gets Sink's Battery Capabilities	673
Figure 8.78	Sink Gets Source's Battery Status	676
Figure 8.79	Source Gets Sink's Battery Status	679
Figure 8.80	Source Gets Sink's Port Manufacturer Information	682
Figure 8.81	Sink Gets Source's Port Manufacturer Information	685
Figure 8.82	Source Gets Sink's Battery Manufacturer Information	688
Figure 8.83	Sink Gets Source's Battery Manufacturer Information	691
Figure 8.84	VCONN Source Gets Cable Plug's Manufacturer Information	694
Figure 8.85	Source Gets Sink's Country Codes	697
Figure 8.86	Sink Gets Source's Country Codes	700
Figure 8.87	VCONN Source Gets Cable Plug's Country Codes	703
Figure 8.88	Source Gets Sink's Country Information	706
Figure 8.89	Sink Gets Source's Country Information	709
Figure 8.90	VCONN Source Gets Cable Plug's Country Information	712
Figure 8.91	Source Gets Sink's Revision Information	715
Figure 8.92	Sink Gets Source's Revision Information	718
Figure 8.93	VCONN Source Gets Cable Plug's Revision Information	721
Figure 8.94	Sink Gets Source's Information	724
Figure 8.95	Dual-Role Source Gets Dual-Role Sink's Information as a Source	727
Figure 8.96	Source requests security exchange with Sink	730
Figure 8.97	Sink requests security exchange with Source	733
Figure 8.98	VCONN Source requests security exchange with Cable Plug	736
Figure 8.99	Source requests firmware update exchange with Sink	739
Figure 8.100	Sink requests firmware update exchange with Source	742
Figure 8.101	VCONN Source requests firmware update exchange with Cable Plug	745
Figure 8.102	Initiator to Responder Discover Identity (ACK)	748
Figure 8.103	Initiator to Responder Discover Identity (NAK)	751
Figure 8.104	Initiator to Responder Discover Identity (BUSY)	754
Figure 8.105	Initiator to Responder Discover SVIDs (ACK)	757
Figure 8.106	Initiator to Responder Discover SVIDs (NAK)	760
Figure 8.107	Initiator to Responder Discover SVIDs (BUSY)	763
Figure 8.108	Initiator to Responder Discover Modes (ACK)	766
Figure 8.109	Initiator to Responder Discover Modes (NAK)	769
Figure 8.110	Initiator to Responder Discover Modes (BUSY)	772
Figure 8.111	DFP to UFP Enter Mode	775
Figure 8.112	DFP to UFP Exit Mode	778
Figure 8.113	DFP to Cable Plug Enter Mode	781
Figure 8.114	DFP to Cable Plug Exit Mode	784

Figure 8.115	Initiator to Responder Attention.....	787
Figure 8.116	BIST Carrier Mode Test.....	789
Figure 8.117	BIST Test Data Test.....	792
Figure 8.118	BIST Share Capacity Mode Test.....	795
Figure 8.119	UFP Entering USB4 Mode (Accept).....	798
Figure 8.120	UFP Entering USB4 Mode (Reject).....	801
Figure 8.121	UFP Entering USB4 Mode (Wait).....	804
Figure 8.122	Cable Plug Entering USB4 Mode (Accept).....	807
Figure 8.123	Cable Plug Entering USB4 Mode (Reject).....	810
Figure 8.124	Cable Plug Entering USB4 Mode (Wait).....	813
Figure 8.125	Unstructured VDM Message Sequence.....	816
Figure 8.126	VDEM Message Sequence.....	819
Figure 8.127	Outline of States.....	822
Figure 8.128	References to states.....	823
Figure 8.129	Example of state reference with conditions.....	823
Figure 8.130	Example of state reference with the same entry and exit.....	823
Figure 8.131	SenderResponseTimer Policy Engine State Diagram.....	825
Figure 8.132	Source Port State Diagram.....	827
Figure 8.133	Sink Port State Diagram.....	835
Figure 8.134	SOP Source Port Soft Reset and Protocol Error State Diagram.....	841
Figure 8.135	Sink Port Soft Reset and Protocol Error Diagram.....	843
Figure 8.136	DFP Data_Reset Message State Diagram.....	845
Figure 8.137	UFP Data_Reset Message State Diagram.....	847
Figure 8.138	Source Port Not Supported Message State Diagram.....	850
Figure 8.139	Sink Port Not Supported Message State Diagram.....	852
Figure 8.140	Source Port Source Alert State Diagram.....	854
Figure 8.141	Sink Port Source Alert State Diagram.....	855
Figure 8.142	Sink Port Sink Alert State Diagram.....	856
Figure 8.143	Source Port Sink Alert State Diagram.....	857
Figure 8.144	Sink Port Get Source Capabilities Extended State Diagram.....	858
Figure 8.145	Source Give Source Capabilities Extended State Diagram.....	859
Figure 8.146	Source Port Get Sink Capabilities Extended State Diagram.....	860
Figure 8.147	Sink Give Sink Capabilities Extended State Diagram.....	861
Figure 8.148	Sink Port Get Source Information State Diagram.....	862
Figure 8.149	Source Give Source Information State Diagram.....	863
Figure 8.150	Get Status State Diagram.....	864
Figure 8.151	Give Status State Diagram.....	865
Figure 8.152	Sink Port Get Source PPS Status State Diagram.....	866
Figure 8.153	Source Give Source PPS Status State Diagram.....	867
Figure 8.154	Get Battery Capabilities State Diagram.....	868
Figure 8.155	Give Battery Capabilities State Diagram.....	869
Figure 8.156	Get Battery Status State Diagram.....	870
Figure 8.157	Give Battery Status State Diagram.....	871
Figure 8.158	Get Manufacturer Information State Diagram.....	872
Figure 8.159	Give Manufacturer Information State Diagram.....	873
Figure 8.160	Get Country Codes State Diagram.....	874
Figure 8.161	Give Country Codes State Diagram.....	875
Figure 8.162	Get Country Information State Diagram.....	876
Figure 8.163	Give Country Information State Diagram.....	877
Figure 8.164	Get Revision State Diagram.....	878
Figure 8.165	Give Revision State Diagram.....	879
Figure 8.166	DFP Enter_USB Message State Diagram.....	880
Figure 8.167	UFP Enter_USB Message State Diagram.....	881
Figure 8.168	Send security request State Diagram.....	882
Figure 8.169	Send security response State Diagram.....	883
Figure 8.170	Security response received State Diagram.....	884
Figure 8.171	Send firmware update request State Diagram.....	885
Figure 8.172	Send firmware update response State Diagram.....	886

Figure 8.173	Firmware update response received State Diagram.....	887
Figure 8.174	DFP to UFP Data Role Swap State Diagram.....	888
Figure 8.175	UFP to DFP Data Role Swap State Diagram.....	891
Figure 8.176	Dual-Role Port in Source to Sink Power Role Swap State Diagram.....	894
Figure 8.177	Dual-role Port in Sink to Source Power Role Swap State Diagram.....	898
Figure 8.178	Dual-Role Port in Source to Sink Fast Role Swap State Diagram.....	902
Figure 8.179	Dual-role Port in Sink to Source Fast Role Swap State Diagram.....	906
Figure 8.180	Dual-Role (Source) Get Source Capabilities diagram	909
Figure 8.181	Dual-Role (Source) Give Sink Capabilities diagram	910
Figure 8.182	Dual-Role (Sink) Get Sink Capabilities State Diagram.....	911
Figure 8.183	Dual-Role (Sink) Give Source Capabilities State Diagram	912
Figure 8.184	Dual-Role (Source) Get Source Capabilities Extended State Diagram	913
Figure 8.185	Dual-Role (Sink) Give Source Capabilities Extended diagram.....	914
Figure 8.186	Dual-Role (Sink) Get Sink Capabilities Extended State Diagram.....	915
Figure 8.187	Dual-Role (Source) Give Sink Capabilities Extended diagram.....	916
Figure 8.188	Dual-Role (Source) Get Source Information State Diagram	917
Figure 8.189	Dual-Role (Source) Give Source Information diagram	918
Figure 8.190	VCONN Swap State Diagram	919
Figure 8.191	Initiator to Port VDM Discover Identity State Diagram.....	922
Figure 8.192	Initiator VDM Discover SVIDs State Diagram	924
Figure 8.193	Initiator VDM Discover Modes State Diagram.....	926
Figure 8.194	Initiator VDM Attention State Diagram	928
Figure 8.195	Responder Structured VDM Discover Identity State Diagram	929
Figure 8.196	Responder Structured VDM Discover SVIDs State Diagram.....	930
Figure 8.197	Responder Structured VDM Discover Modes State Diagram	931
Figure 8.198	Receiving a Structured VDM Attention State Diagram	932
Figure 8.199	DFP VDM Mode Entry State Diagram	933
Figure 8.200	DFP VDM Mode Exit State Diagram.....	935
Figure 8.201	UFP Structured VDM Enter Mode State Diagram.....	937
Figure 8.202	UFP Structured VDM Exit Mode State Diagram.....	939
Figure 8.203	Cable Ready State Diagram	941
Figure 8.204	Cable Plug Soft Reset State Diagram	942
Figure 8.205	Cable Plug Hard Reset State Diagram.....	943
Figure 8.206	DFP/VCONN Source Soft Reset or Cable Reset of a Cable Plug or VPD State Diagram.....	944
Figure 8.207	UFP/VCONN Source Soft Reset of a Cable Plug or VPD State Diagram	946
Figure 8.208	Source Startup Structured VDM Discover Identity State Diagram	947
Figure 8.209	Cable Plug Structured VDM Enter Mode State Diagram.....	949
Figure 8.210	Cable Plug Structured VDM Exit Mode State Diagram	951
Figure 8.211	Source EPR Mode Entry State Diagram	953
Figure 8.212	Sink EPR Mode Entry State Diagram.....	956
Figure 8.213	Source EPR Mode Exit State Diagram.....	958
Figure 8.214	Sink EPR Mode Exit State Diagram	959
Figure 8.215	BIST Carrier Mode State Diagram	960
Figure 8.216	BIST Test Data Mode State Diagram	962
Figure 8.217	BIST Shared Capacity Test Mode State Diagram	964

9 States and Status Reporting 975

Figure 9.1	Example PD Topology	976
Figure 9.2	Mapping of PD Topology to USB	977
Figure 9.3	Use of SPM in the PD System	978
Figure 9.4	USB Attached to USB Powered State Transition.....	980
Figure 9.5	Any USB State to USB Attached State Transition (When operating as a Consumer)	981
Figure 9.6	Any USB State to USB Attached State Transition (When operating as a Provider)	981
Figure 9.7	Any USB State to USB Attached State Transition (After a USB Type-C Data Role Swap).....	982
Figure 9.8	Software stack on a PD aware OS	983
Figure 9.9	Enumeration of a PDUSB Device.....	984

10	Power Rules	995
Figure 10.1	SPR Source Power Rule Illustration for Fixed Supply PDOs.....	1000
Figure 10.2	SPR Source Power Rule Example For Fixed Supply PDOs.....	1001
Figure 10.3	Valid SPR AVS Operating Region for a Source advertising in the range of $27W < PDP \leq 45W$ 1003	1003
Figure 10.4	Valid SPR AVS Operating Region for a Source advertising in the range of $45W < PDP \leq 60W$ 1003	1003
Figure 10.5	Valid SPR AVS Operating Region for a Source advertising in the range of $60W < PDP \leq 100W$	1004
Figure 10.6	Valid EPR AVS Operating Region.....	1011
Figure 10.7	EPR Source Power Rule Illustration for Fixed PDOs.....	1012
A	CRC calculation	1015
B	Message Sequence Examples (Deprecated)	1016
C	VDM Command Examples	1017
D	BMC Receiver Design Examples	1032
Figure D.1	Circuit Block of BMC Finite Difference Receiver.....	1032
Figure D.2	BMC AC and DC noise from VBUS at Power Sink.....	1033
Figure D.3	Sample BMC Signals (a) without USB 2.0 SE0 Noise (b) with USB 2.0 SE0 Noise.....	1033
Figure D.4	Scaled BMC Signal Derivative with 50ns Sampling Rate (a) without USB 2.0 Noise (b) with USB 2.0 Noise	1034
Figure D.5	BMC Signal and Finite Difference Output with Various Time Steps.....	1034
Figure D.6	Output of Finite Difference in dash line and Edge Detector in solid line	1035
Figure D.7	Noise Zone and Detect Zone of BMC Receiver	1035
Figure D.8	Circuit Block of BMC Subtraction Receiver	1036
Figure D.9	(a) Output of LPF1 and LPF2 (b) Subtraction of LPF1 and LPF2 Output.....	1036
Figure D.10	Output of the BMC LPF1 in blue dash curve and the Subtractor in red solid curve (a) at Power Source (b) at Power Sink.....	1037
E	FRS System Level Example	1038
Figure E.1	Example FRS Capable System.....	1038
Figure E.2	Slow VBUS Discharge	1039
Figure E.3	Fast VBUS Discharge.....	1040
Figure E.4	Slow VBUS discharge after FR_Swap message is sent.....	1044
Figure E.5	VBUS discharges quickly before FR_Swap message is sent after adapter disconnected.....	1046

List of Tables

Revision History	2
LIMITED COPYRIGHT LICENSE	5
INTELLECTUAL PROPERTY DISCLAIMER	5
Editors	6
Contributors	6
Table Of Contents	13
List of Figures	19
List of Tables	27
1 Introduction	34
Table 1.1 Section Overview	36
Table 1.2 Keywords	37
Table 1.3 Document References	39
Table 1.4 Terms and Abbreviations	40
2 Overview	53
Table 2.1 Fixed Supply Power Ranges	75
Table 2.2 PPS Voltage Power Ranges	75
Table 2.3 AVS Voltage Power Ranges	76
3 USB Type-A and USB Type-B Cable Assemblies and Connectors	77
4 Electrical Requirements	78
5 Physical Layer	79
Table 5.1 4b5b Symbol Encoding	80
Table 5.2 Ordered Sets	81
Table 5.3 Validation of Ordered Sets	82
Table 5.4 Data Size	83
Table 5.5 SOP Ordered Set	84
Table 5.6 SOP' Ordered Set	85
Table 5.7 SOP'' Ordered Set	85
Table 5.8 SOP'_Debug Ordered Set	86
Table 5.9 SOP''_Debug Ordered Set	86
Table 5.10 CRC-32 Mapping	88
Table 5.11 Hard Reset Ordered Set	89
Table 5.12 Cable Reset Ordered Set	90
Table 5.13 R_p values used for Collision Avoidance	91
Table 5.14 BMC Tx Mask Definition, X Values	97
Table 5.15 BMC Tx Mask Definition, Y Values	98
Table 5.16 BMC Rx Mask Definition	102
Table 5.17 BMC Common Normative Requirements	105
Table 5.18 BMC Transmitter Normative Requirements	106
Table 5.19 BMC Receiver Normative Requirements	110
6 Protocol Layer	114
Table 6.1 Message Header	116
Table 6.2 Revision Interoperability during an Explicit Contract	119
Table 6.3 Extended Message Header	120
Table 6.4 Use of Unchunked Message Supported bit	122
Table 6.5 Control Message Types	128

Table 6.6	Data Message Types	138
Table 6.7	Power Data Object.....	139
Table 6.8	Augmented Power Data Object.....	140
Table 6.9	Fixed Supply PDO – Source	141
Table 6.10	Fixed Power Source Peak Current Capability	143
Table 6.11	Variable Supply (non-Battery) PDO – Source	143
Table 6.12	Battery Supply PDO – Source	144
Table 6.13	SPR Programmable Power Supply APDO – Source.....	145
Table 6.14	SPR Adjustable Voltage Supply APDO – Source.....	146
Table 6.15	EPR Adjustable Voltage Supply APDO – Source	146
Table 6.16	EPR AVS Power Source Peak Current Capability	147
Table 6.17	Fixed Supply PDO – Sink.....	148
Table 6.18	Variable Supply (non-Battery) PDO – Sink.....	149
Table 6.19	Battery Supply PDO – Sink.....	150
Table 6.20	SPR Programmable Power Supply APDO – Sink.....	150
Table 6.21	SPR Adjustable Voltage Supply APDO – Sink.....	151
Table 6.22	EPR Adjustable Voltage Supply APDO – Sink	151
Table 6.23	Fixed and Variable Request Data Object	155
Table 6.24	Battery Request Data Object.....	156
Table 6.25	PPS Request Data Object	156
Table 6.26	AVS Request Data Object.....	156
Table 6.27	BIST Data Object	160
Table 6.28	Unstructured VDM Header.....	163
Table 6.29	Structured VDM Header	164
Table 6.30	Structured VDM Commands	165
Table 6.31	SVID Values	165
Table 6.32	Commands and Responses.....	167
Table 6.33	ID Header VDO.....	169
Table 6.34	Product Types (UFP).....	170
Table 6.35	Product Types (Cable Plug/VPD).....	171
Table 6.36	Product Types (DFP).....	171
Table 6.37	Cert Stat VDO	172
Table 6.38	Product VDO	172
Table 6.39	UFP VDO	172
Table 6.40	DFP VDO	175
Table 6.41	Passive Cable VDO.....	176
Table 6.42	Active Cable VDO1.....	179
Table 6.43	Active Cable VDO2.....	180
Table 6.44	VPD VDO	184
Table 6.45	Discover SVIDs Responder VDO.....	186
Table 6.46	Battery Status Data Object (BSDO).....	196
Table 6.47	Alert Data Object (ADO).....	198
Table 6.48	Country Code Data Object (CCDO)	201
Table 6.49	Enter_USB Data Object (EUDO)	203
Table 6.50	EPR Mode Data Object (EPRMDO)	206
Table 6.51	Source_Info Data Object (SIDO).....	212
Table 6.52	Revision Message Data Object (RMDO)	214
Table 6.53	Extended Message Types	215
Table 6.54	Source Capabilities Extended Data Block (SCEDB)	216
Table 6.55	SOP Status Data Block (SDB).....	221
Table 6.56	“SOP’/SOP” Status Data Block (SPDB)”	226
Table 6.57	Get Battery Cap Data Block (GBCDB).....	227
Table 6.58	Get Battery Status Data Block (GBSDB).....	227
Table 6.59	Battery Capability Data Block (BCDB)”	228
Table 6.60	Get Manufacturer Info Data Block (GMIDB)	230
Table 6.61	Manufacturer Info Data Block (MIDB)	231
Table 6.62	PPS Status Data Block (PPSSDB).....	235
Table 6.63	Country Codes Data Block (CCDB).....	237

Table 6.64	Country Info Data Block (CIDB)	238
Table 6.65	Sink Capabilities Extended Data Block (SKEDB)	239
Table 6.66	Extended Control Data Block (ECDB)	244
Table 6.67	Extended Control Message Types	244
Table 6.68	Time Values	262
Table 6.69	Timers	264
Table 6.70	Counter Parameters	267
Table 6.71	Counters	267
Table 6.72	Response to an incoming Message (except VDM)	269
Table 6.73	Response to an incoming VDM	269
Table 6.74	Message Discarding	274
Table 6.75	Protocol Layer States	298
Table 6.76	Message Applicability Abbreviations	300
Table 6.77	Applicability of Control Messages	301
Table 6.78	Applicability of Data Messages	303
Table 6.79	Applicability of Extended Messages	305
Table 6.80	Applicability of Extended Control Messages	308
Table 6.81	Applicability of Structured VDM Commands	309
Table 6.82	Applicability of Reset Signaling	310
Table 6.83	Applicability of Fast Role Swap Request	310
Table 6.84	Value Parameters	311

7 Power Supply 312

Table 7.1	Sequence Description for Increasing the Voltage	343
Table 7.2	Sequence Diagram for Increasing the Voltage and Current	346
Table 7.3	Sequence Description for Increasing the Voltage and Decreasing the Current	349
Table 7.4	Sequence Description for Decreasing the Voltage and Increasing the Current	352
Table 7.5	Sequence Description for Decreasing the Voltage	355
Table 7.6	Sequence Description for Decreasing the Voltage and the Current	358
Table 7.7	Sequence Description for no change in Current or Voltage	360
Table 7.8	Sequence Description for Increasing the Current	363
Table 7.9	Sequence Description for Decreasing the Current	366
Table 7.10	Sequence Description for Increasing the Programmable Power Supply Voltage	369
Table 7.11	Sequence Description for Decreasing the Programmable Power Supply Voltage	372
Table 7.12	Sequence Description for increasing the Current in PPS mode	375
Table 7.13	Sequence Description for decreasing the Current in PPS mode	378
Table 7.14	Sequence Description for no change in Current or Voltage in PPS mode	380
Table 7.15	Sequence Description for Increasing the Adjustable Voltage Supply Voltage	383
Table 7.16	Sequence Description for Decreasing the Adjustable Voltage Supply Voltage	386
Table 7.17	Sequence Description for no change in Current or Voltage in AVS mode	387
Table 7.18	Sequence Description for a Sink Requested Power Role Swap	390
Table 7.19	Sequence Description for a Source Requested Power Role Swap	394
Table 7.20	Sequence Description for a Source Initiated Hard Reset	397
Table 7.21	Sequence Description for a Sink Initiated Hard Reset	399
Table 7.22	Sequence Description for Fast Role Swap	402
Table 7.23	Source Electrical Parameters	404
Table 7.24	Sink Electrical Parameters	413
Table 7.25	Common Source/Sink Electrical Parameters	415

8 Device Policy 416

Table 8.1	Basic Message Flow	426
Table 8.2	Potential issues in Basic Message Flow	427
Table 8.3	Basic Message Flow with CRC failure	429
Table 8.4	Atomic Message Sequences	430
Table 8.5	AMS: Power Negotiation (SPR)	431
Table 8.6	AMS: Power Negotiation (EPR)	432
Table 8.7	AMS: Unsupported Message	434

Table 8.8	AMS: Soft Reset.....	434
Table 8.9	AMS: Data Reset	434
Table 8.10	AMS: Power Role Swap	435
Table 8.11	AMS: Fast Role Swap	435
Table 8.12	AMS: Data Role Swap	436
Table 8.13	AMS: VCONN Swap	437
Table 8.14	AMS: Alert	437
Table 8.15	AMS: Status.....	438
Table 8.16	AMS: Source/Sink Capabilities (SPR)	438
Table 8.17	AMS: Source/Sink Capabilities (EPR).....	439
Table 8.18	AMS: Extended Capabilities	440
Table 8.19	AMS: Battery Capabilities.....	440
Table 8.20	AMS: Manufacturer Information.....	441
Table 8.21	AMS: Country Codes	441
Table 8.22	AMS: Country Information	441
Table 8.23	AMS: Revision Information	442
Table 8.24	AMS: Source Information	442
Table 8.25	AMS: Security	442
Table 8.26	AMS: Firmware Update.....	443
Table 8.27	AMS: Structured VDM.....	444
Table 8.28	AMS: Built-In Self-Test (BIST).....	445
Table 8.29	AMS: Enter USB	445
Table 8.30	AMS: Unstructured VDM	445
Table 8.31	AMS: Hard Reset	446
Table 8.32	Steps for a successful Power Negotiation	449
Table 8.33	Steps for a rejected Power Negotiation	453
Table 8.34	Steps for a Wait response to a Power Negotiation.....	456
Table 8.35	Steps for SPR PPS Keep Alive	459
Table 8.36	Steps for SPR Sink Makes Request (Accept)	462
Table 8.37	Steps for SPR Sink Makes Request (Reject)	465
Table 8.38	Steps for SPR Sink Makes Request (Wait)	468
Table 8.39	Steps for Entering EPR Mode (Success).....	471
Table 8.40	Steps for Entering EPR Mode (Failure due to non-EPR cable)	474
Table 8.41	Steps for Entering EPR Mode (Failure of VCONN Swap)	477
Table 8.42	Steps for a successful EPR Power Negotiation	481
Table 8.43	Steps for a Rejected EPR Power Negotiation.....	485
Table 8.44	Steps for a Wait response to an EPR Power Negotiation	488
Table 8.45	Steps for EPR Keep Alive.....	491
Table 8.46	Steps for Exiting EPR Mode (Sink Initiated)	494
Table 8.47	Steps for Exiting EPR Mode (Source Initiated).....	497
Table 8.48	Steps for EPR Sink Makes Request (Accept).....	500
Table 8.49	Steps for EPR Sink Makes Request (Reject).....	503
Table 8.50	Steps for SPR Sink Makes Request (Wait)	506
Table 8.51	Steps for an Unsupported Message	509
Table 8.52	Steps for a Soft Reset.....	512
Table 8.53	Steps for a DFP Initiated Data Reset where the DFP is the VCONN Source.....	515
Table 8.54	Steps for a DFP Receiving a Data Reset where the DFP is the VCONN Source	518
Table 8.55	Steps for a DFP Initiated Data Reset where the UFP is the VCONN Source.....	521
Table 8.56	Steps for a DFP Receiving a Data Reset where the UFP is the VCONN Source.....	525
Table 8.57	Steps for Source initiated Hard Reset.....	529
Table 8.58	Steps for Sink initiated Hard Reset.....	532
Table 8.59	Steps for Source initiated Hard Reset - Sink long reset	535
Table 8.60	Steps for a Successful Source Initiated Power Role Swap Sequence	539
Table 8.61	Steps for a Rejected Source Initiated Power Role Swap Sequence.....	543
Table 8.62	Steps for a Source Initiated Power Role Swap with Wait Sequence.....	546
Table 8.63	Steps for a Successful Sink Initiated Power Role Swap Sequence.....	550
Table 8.64	Steps for a Rejected Sink Initiated Power Role Swap Sequence	554
Table 8.65	Steps for a Sink Initiated Power Role Swap with Wait Sequence.....	557

Table 8.66	Steps for a Successful Fast Role Swap Sequence	561
Table 8.67	Steps for Data Role Swap, UFP operating as Sink initiates.....	565
Table 8.68	Steps for Rejected Data Role Swap, UFP operating as Sink initiates.....	568
Table 8.69	Steps for Data Role Swap with Wait, UFP operating as Sink initiates	571
Table 8.70	Steps for Data Role Swap, UFP operating as Source initiates.....	574
Table 8.71	Steps for Rejected Data Role Swap, UFP operating as Source initiates.....	577
Table 8.72	Steps for Data Role Swap with Wait, UFP operating as Source initiates	580
Table 8.73	Steps for Data Role Swap, DFP operating as Source initiates.....	583
Table 8.74	Steps for Rejected Data Role Swap, DFP operating as Source initiates	586
Table 8.75	Steps for Data Role Swap with Wait, DFP operating as Source initiates	589
Table 8.76	Steps for Data Role Swap, DFP operating as Sink initiates.....	592
Table 8.77	Steps for Rejected Data Role Swap, DFP operating as Sink initiates.....	595
Table 8.78	Steps for Data Role Swap with Wait, DFP operating as Sink initiates	598
Table 8.79	Steps for Source to Sink VCONN Source Swap	601
Table 8.80	Steps for Rejected VCONN Source Swap	604
Table 8.81	Steps for VCONN Source Swap with Wait.....	607
Table 8.82	Steps for VCONN Source Swap, Initiated by non-VCONN Source	610
Table 8.83	Steps for Rejected VCONN Source Swap, Initiated by non-VCONN Source.....	613
Table 8.84	Steps for VCONN Source Swap with Wait.....	616
Table 8.85	Steps for Source Alert to Sink.....	619
Table 8.86	Steps for Sink Alert to Source.....	621
Table 8.87	Steps for a Sink getting Source Status Sequence.....	623
Table 8.88	Steps for a Source getting Sink Status Sequence.....	626
Table 8.89	Steps for a VCONN Source getting Cable Plug Status Sequence.....	629
Table 8.90	Steps for a Sink getting Source PPS status Sequence.....	632
Table 8.91	Steps for a Sink getting Source Capabilities Sequence.....	635
Table 8.92	Steps for a Dual-Role Source getting Dual-Role Sink's capabilities as a Source Sequence...	638
Table 8.93	Steps for a Source getting Sink Capabilities Sequence.....	641
Table 8.94	Steps for a Dual-Role Sink getting Dual-Role Source capabilities as a Sink Sequence	644
Table 8.95	Steps for a Sink getting EPR Source Capabilities Sequence	647
Table 8.96	Steps for a Dual-Role Source getting Dual-Role Sink's capabilities as an EPR Source Sequence	650
Table 8.97	Steps for a Source getting Sink EPR Capabilities Sequence	653
Table 8.98	Steps for a Dual-Role Sink getting Dual-Role Source Capabilities as an EPR Sink Sequence	656
Table 8.99	Steps for a Sink getting Source Extended Capabilities Sequence	659
Table 8.100	Steps for a Dual-Role Source getting Dual-Role Sink Extended Capabilities Sequence.....	662
Table 8.101	Steps for a Source getting Sink Extended Capabilities Sequence	665
Table 8.102	Steps for a Dual-Role Sink getting Dual-Role Source Extended Capabilities Sequence.....	668
Table 8.103	Steps for a Sink getting Source Battery capabilities Sequence	671
Table 8.104	Steps for a Source getting Sink Battery capabilities Sequence	674
Table 8.105	Steps for a Sink getting Source Battery status Sequence	677
Table 8.106	Steps for a Source getting Sink Battery status Sequence	680
Table 8.107	Steps for a Source getting Sink's Port Manufacturer Information Sequence	683
Table 8.108	Steps for a Source getting Sink's Port Manufacturer Information Sequence	686
Table 8.109	Steps for a Source getting Sink's Battery Manufacturer Information Sequence.....	689
Table 8.110	Steps for a Source getting Sink's Battery Manufacturer Information Sequence.....	692
Table 8.111	Steps for a VCONN Source getting Sink's Port Manufacturer Information Sequence	695
Table 8.112	Steps for a Source getting Country Codes Sequence	698
Table 8.113	Steps for a Source getting Sink's Country Codes Sequence.....	701
Table 8.114	Steps for a VCONN Source getting Sink's Country Codes Sequence.....	704
Table 8.115	Steps for a Source getting Country Information Sequence	707
Table 8.116	Steps for a Source getting Sink's Country Information Sequence	710
Table 8.117	Steps for a VCONN Source getting Sink's Country Information Sequence	713
Table 8.118	Steps for a Source getting Revision Information Sequence	716
Table 8.119	Steps for a Source getting Sink's Revision Information Sequence.....	719
Table 8.120	Steps for a VCONN Source getting Sink's Revision Information Sequence.....	722
Table 8.121	Steps for a Sink getting Source Information Sequence	725

Table 8.122	Steps for a Dual-Role Source getting Dual-Role Sink's Information as a Source Sequence	728
Table 8.123	Steps for a Source requesting a security exchange with a Sink Sequence	731
Table 8.124	Steps for a Sink requesting a security exchange with a Source Sequence	734
Table 8.125	Steps for a VCONN Source requesting a security exchange with a Cable Plug Sequence	737
Table 8.126	Steps for a Source requesting a firmware update exchange with a Sink Sequence	740
Table 8.127	Steps for a Sink requesting a firmware update exchange with a Source Sequence	743
Table 8.128	Steps for a VCONN Source requesting a firmware update exchange with a Cable Plug Sequence	746
Table 8.129	Steps for Initiator to UFP Discover Identity (ACK)	749
Table 8.130	Steps for Initiator to UFP Discover Identity (NAK)	752
Table 8.131	Steps for Initiator to UFP Discover Identity (BUSY)	755
Table 8.132	Steps for DFP to UFP Discover SVIDs (ACK)	758
Table 8.133	Steps for DFP to UFP Discover SVIDs (NAK)	761
Table 8.134	Steps for DFP to UFP Discover SVIDs (BUSY)	764
Table 8.135	Steps for DFP to UFP Discover Modes (ACK)	767
Table 8.136	Steps for DFP to UFP Discover Modes (NAK)	770
Table 8.137	Steps for DFP to UFP Discover Modes (BUSY)	773
Table 8.138	Steps for DFP to UFP Enter Mode	776
Table 8.139	Steps for DFP to UFP Exit Mode	779
Table 8.140	Steps for DFP to Cable Plug Enter Mode	782
Table 8.141	Steps for DFP to Cable Plug Exit Mode	785
Table 8.142	Steps for Initiator to Responder Attention	788
Table 8.143	Steps for BIST Carrier Mode Test	790
Table 8.144	Steps for BIST Test Data Test	793
Table 8.145	Steps for BIST Shared Capacity Test Mode Test	796
Table 8.146	Steps for UFP USB4 Mode Entry (Accept)	799
Table 8.147	Steps for UFP USB4 Mode Entry (Reject)	802
Table 8.148	Steps for UFP USB4 Mode Entry (Wait)	805
Table 8.149	Steps for Cable Plug USB4 Mode Entry (Accept)	808
Table 8.150	Steps for Cable Plug USB4 Mode Entry (Reject)	811
Table 8.151	Steps for Cable Plug USB4 Mode Entry (Wait)	814
Table 8.152	Steps for Unstructured VDM Message Sequence	817
Table 8.153	Steps for VDEM Message Sequence	820
Table 8.154	Policy Engine States	966

9 States and Status Reporting 975

Table 9.1	USB Power Delivery Type Codes	985
Table 9.2	USB Power Delivery Capability Descriptor	986
Table 9.3	Battery Info Capability Descriptor	987
Table 9.4	PD Consumer Port Descriptor	988
Table 9.5	PD Provider Port Descriptor	989
Table 9.6	PD Requests	990
Table 9.7	PD Request Codes	990
Table 9.8	PD Feature Selectors	990
Table 9.9	Get Battery Status Request	991
Table 9.10	Battery Status Structure	991
Table 9.11	Set PD Feature	992
Table 9.12	Battery Wake Mask	993
Table 9.13	Charging Policy Encoding	994

10 Power Rules 995

Table 10.1	Considerations for Sources	996
Table 10.2	SPR Normative Voltages and Minimum Currents	997
Table 10.3	SPR Source Capabilities When Port Present PDP is less than Port Maximum PDP	998
Table 10.4	SPR Source Port Present PDP less than Port Maximum PDP Examples	999
Table 10.5	Fixed Supply PDO - Source 5V	1001
Table 10.6	Fixed Supply PDO - Source 9V	1002

Table 10.7	Fixed Supply PDO - Source 15V	1002
Table 10.8	Fixed Supply PDO - Source 20V	1002
Table 10.9	SPR Adjustable Voltage Supply (AVS) Voltage Ranges.....	1004
Table 10.10	SPR Programmable Power Supply PDOs and APDOs based on the Port Maximum PDP...	1005
Table 10.11	SPR Programmable Power Supply Voltage Ranges	1006
Table 10.12	EPR Source Capabilities based on the Port Maximum PDP and using an EPR Capable Cable 1009	
Table 10.14	EPR Source Examples when Port Present PDP is less than Port Maximum PDP.....	1010
Table 10.13	EPR Source Capabilities when Port Present PDP is less than Port Maximum PDP and using an EPR-capable cable.....	1010
Table 10.15	EPR Adjustable Voltage Supply (AVS) Voltage Ranges	1012
A	CRC calculation	1015
B	Message Sequence Examples (Deprecated)	1016
C	VDM Command Examples	1017
Table C.1	Discover Identity Command request from Initiator Example	1017
Table C.2	Discover Identity Command response from Active Cable Responder Example	1018
Table C.3	Discover Identity Command response from Hub Responder Example	1020
Table C.4	Discover SVIDs Command request from Initiator Example.....	1021
Table C.5	Discover SVIDs Command response from Responder Example	1022
Table C.6	Discover Modes Command request from Initiator Example	1023
Table C.7	Discover Modes Command response from Responder Example.....	1024
Table C.8	Enter Mode Command request from Initiator Example	1025
Table C.9	Enter Mode Command response from Responder Example.....	1026
Table C.10	Enter Mode Command request with additional VDO Example	1027
Table C.11	Exit Mode Command request from Initiator Example	1028
Table C.12	Exit Mode Command response from Responder Example	1029
Table C.13	Attention Command request from Initiator Example.....	1030
Table C.14	Attention Command request from Initiator with additional VDO Example	1031
D	BMC Receiver Design Examples	1032
E	FRS System Level Example	1038
Table E.1	Sequence for setup of a Fast Role Swap (Hub connected to Power Adapter first)	1041
Table E.2	Sequence for setup of a Fast Role Swap (Hub connected to laptop before Power Adapter) 1042	
Table E.3	Sequence for slow VBUS discharge (it discharges after FR_Swap message is sent)	1045
Table E.4	VBUS discharges quickly after adapter disconnected.....	1046

1 Introduction

USB has evolved from a data interface capable of supplying limited power to a primary provider of power with a data interface. Today many devices charge or get their power from USB Ports contained in laptops, cars, aircraft or even wall sockets. USB has become a ubiquitous power socket for many small devices such as cell phones and other hand-held devices. Users need USB to fulfill their requirements not only in terms of data but also to provide power to, or charge, their devices simply, often without the need to load a driver, in order to carry out “traditional” USB functions.

There are, however, still many devices which either require an additional power connection to the wall, or exceed the USB default current in order to operate. Increasingly, international regulations require better energy management due to ecological and practical concerns relating to the availability of power. Regulations limit the amount of power available from the wall which has led to a pressing need to optimize power usage. The USB Power Delivery Specification has the potential to minimize waste as it becomes a standard for charging devices that are not satisfied by [\[USBBC 1.2\]](#) or [\[USB Type-C 2.4\]](#).

Wider usage of wireless solutions is an attempt to remove data cabling but the need for “tethered” charging remains. In addition, industrial design requirements drive wired connectivity to do much more over the same connector.

USB Power Delivery is designed to enable the maximum functionality of USB by providing more flexible power delivery along with data over a single cable. Its aim is to operate with and build on the existing USB ecosystem; increasing power levels from existing USB standards, for example [\[USBBC 1.2\]](#), enabling new higher power use cases such as USB powered Hard Disk Drives (HDDs), laptops and monitors.

With USB Power Delivery the power direction is no longer fixed. This enables the product with the power (USB Host or Peripheral) to provide the power. For example, a display with a supply from the wall can power, or charge, a laptop. Alternatively, USB Chargers are able to supply power to laptops and other Battery powered devices through their, traditional power providing, USB Ports.

USB Power Delivery enables Hubs (including Hubs embedded in other devices such as docks or monitors) to become the means to optimize power management across multiple peripherals by allowing each device to take only the power it requires, and to get more power when required for a given application. **Optionally** the Hubs can communicate with the PC to enable even more intelligent and flexible management of power either automatically or with some level of user intervention.

USB Power Delivery allows low power cases such as headsets to Negotiate for only the power they require. This provides a simple solution that enables USB devices to operate at their optimal power levels.

The Power Delivery Specification, in addition to providing mechanisms to Negotiate power also can be used as a side-band channel for standard and vendor defined messaging. The specification enables discovery of cable Capabilities such as supported speeds and current levels. Power Delivery enables alternative modes of operation by providing the mechanisms to discover, enter and exit Modes such as EPR Mode, USB4[®] Mode or Alternate Modes.

1.1 Overview

This specification defines how USB Devices can Negotiate for more current and/or higher or lower voltages over the USB cable (using the USB Type-C[®] CC wire as the communications channel) than are defined in the [\[USB 2.0\]](#), [\[USB 3.2\]](#), [\[USB4\]](#), [\[USB Type-C 2.4\]](#) or [\[USBBC 1.2\]](#) specifications. It allows Devices with greater power requirements than can be met with today's specification to get the power they require to operate from *V_{BUS}* and Negotiate with external power sources (e.g., Chargers).

In addition, it allows a Source and Sink to swap Power Roles such that a USB Device could supply power to the USB Host. For example, a display could supply power to a laptop to operate or charge its Battery. This specification also adds a mechanism to swap the Data Roles such that the upstream facing Port becomes the downstream facing Port and vice versa. It also enables a swap of the end supplying *V_{CONN}* to a powered cable.

The USB Power Delivery Specification is guided by the following principles:

- Works seamlessly with legacy USB Devices.

- Compatible with existing spec-compliant USB cables.
- Minimizes potential damage from non-compliant cables (e.g., ‘Y’ cables etc.).
- Optimized for low-cost implementations.

This specification defines mechanisms to discover, enter and exit Alternate Modes defined either by a standard or by a particular vendor. These Alternate Modes can be supported either by the Port Partner or by a cable connecting the two Port Partners.

The specification defines mechanisms to discover the Capabilities of cables which can communicate using Power Delivery.

To facilitate optimum charging, the specification defines two mechanisms a USB Charger can Advertise for the device to use:

- 1) A list of Fixed Supply voltages each with a maximum current. The device selects a voltage and current from the list. This is the traditional model used by devices that use internal electronics to manage the charging of their Battery including modifying the voltage and current actually supplied to the Battery. The side-effect of this model is that the charging circuitry generates heat that can be problematic for small form factor devices.
- 2) A list of programmable voltage ranges, in SPR PPS Mode, each with a maximum current. The device requests a voltage (in 20mV increments) that is within the Advertised range and a maximum current. The USB PPS Charger delivers the requested voltage until the maximum current is reached at which time the USB PPS Charger reduces its output voltage so as not to supply more than the requested maximum current. During the high current portion of the charge cycle, the USB PPS Charger can be directly connected (through an appropriate safety device) to the Battery. This model is used by devices that want to minimize the thermal impact of their internal charging circuitry.
- 3) A list of adjustable voltage ranges, in SPR AVS Mode or EPR AVS Mode, each with a maximum current. The device requests a voltage (in 100mV increments) that is within the Advertised range and a maximum current. The USB AVS Charger delivers the requested voltage.

1.2 Purpose

The USB Power Delivery specification defines a power delivery system covering all elements of a USB system including USB Hosts, USB Devices, Hubs, Chargers and cable assemblies. This specification describes the architecture, protocols, power supply behavior, connectors and cabling necessary for managing power delivery over USB at up to 100W in SPR Mode and 240W in EPR Mode. This specification is intended to be fully compatible with and extend the existing USB infrastructure. It is intended that this specification will allow system OEMs, power supply and Peripheral developers adequate flexibility for product versatility and market differentiation without losing backwards compatibility.

USB Power Delivery is designed to operate independently of the existing USB bus defined mechanisms used to Negotiate power which are:

- [\[USB 2.0\]](#), [\[USB 3.2\]](#) in band requests for high power interfaces.
- [\[USBBC 1.2\]](#) mechanisms for supplying higher power (not mandated by this specification).
- [\[USB Type-C 2.4\]](#) mechanisms for supplying higher power.

Initial operating conditions remain the USB Default Operation as defined in [\[USB 2.0\]](#), [\[USB 3.2\]](#), [\[USB Type-C 2.4\]](#) or [\[USBBC 1.2\]](#).

- The DFP sources **vSafe5V** over *VBUS*.
- The UFP consumes power from *VBUS*.

1.2.1 Scope

This specification is intended as an extension to the existing [\[USB 2.0\]](#), [\[USB 3.2\]](#), [\[USB Type-C 2.4\]](#) and [\[USBBC 1.2\]](#) specifications. It addresses only the elements required to implement USB Power Delivery. It is targeted at power supply vendors, manufacturers of [\[USB 2.0\]](#), [\[USB 3.2\]](#), [\[USB Type-C 2.4\]](#) and [\[USBBC 1.2\]](#) platforms, devices and cable assemblies.

Normative information is provided to allow interoperability of components designed to this specification. **Informative** information, when provided, illustrates possible design implementation.

1.3 Section Overview

This specification contains the following sections:

Table 1.1 Section Overview

Section	Description
Section 1, "Introduction"	Introduction, conventions used in the document, list of terms and abbreviations, references, and details of parameter usage.
Section 2, "Overview"	Overview of the document including a description of the operation of <i>PD</i> and the architecture.
Section 3, "USB Type-A and USB Type-B Cable Assemblies and Connectors"	Mechanical and electrical characteristics of the cables and connectors used by <i>PD</i> . Section Deprecated . See [USBPD 2.0] for legacy <i>PD</i> connector specification.
Section 4, "Electrical Requirements"	Electrical requirements for <i>Dead Battery</i> operation and cable detection.
Section 5, "Physical Layer"	Details of the <i>PD PHY Layer</i> requirements
Section 6, "Protocol Layer"	<i>Protocol Layer</i> requirements including the <i>Messages</i> , timers, counters, and state operation.
Section 7, "Power Supply"	Power supply requirements for both <i>Providers</i> and <i>Consumers</i> .
Section 8, "Device Policy"	<i>Device Policy Manager</i> requirements. <i>Policy Engine Atomic Message Sequence (AMS)</i> diagrams and state diagrams
Section 9, "States and Status Reporting"	<i>PDUSB Device</i> requirements including mapping of <i>VBUS</i> to USB states. <i>System Policy Manager</i> requirements including descriptors, events, and requests.
Section 10, "Power Rules"	<i>PDP Rating</i> definitions for <i>PD</i> .
Section A, "CRC calculation"	Example <i>CRC</i> calculations.
Section B, "Message Sequence Examples (Deprecated)"	Scenarios illustrating <i>Device Policy Manager</i> operation. Deprecated
Section C, "VDM Command Examples"	Examples of <i>Structured VDM</i> usage. Section Deprecated .
Section D, "BMC Receiver Design Examples"	<i>BMC Receiver Design</i> Examples.
Section E, "FRS System Level Example"	<i>FRS System Level</i> Example.

1.4 Conventions

1.4.1 Precedence

If there is a conflict between text, figures, and tables, the precedence **Shall** be tables, figures, and then text.

In there is a conflict between a generic statement and a more specific statement, the more specific statement **Shall** apply.

1.4.2 Keywords

The following keywords differentiate between the levels of requirements and options.

Table 1.2 Keywords

Keyword	Definition
Conditional Normative	Conditional Normative is a keyword used to indicate a feature that is mandatory when another related feature has been implemented. Designers are mandated to implement all such requirements, when the dependent features have been implemented, to ensure interoperability with other compliant devices.
Deprecated	Deprecated is a keyword used to indicate a feature, supported in previous releases of the specification, which is no longer supported.
Discard	See Discarded .
Discarded	Discard , Discards and Discarded are equivalent keywords indicating that a <i>Packet</i> when received Shall be thrown away by the <i>PHY Layer</i> and not passed to the <i>Protocol Layer</i> for processing. No GoodCRC Message Shall be sent in response to the <i>Packet</i> .
Discards	See Discarded .
Ignore	See Ignored .
Ignored	Ignore , Ignores and Ignored are equivalent keywords indicating <i>Messages</i> or <i>Message</i> fields which, when received, Shall result in no special action by the receiver. An Ignored Message Shall only result in returning a GoodCRC Message to acknowledge <i>Message</i> receipt. A <i>Message</i> with an Ignored field Shall be processed normally except for any actions relating to the Ignored field.
Ignores	See Ignored .
Informative	Informative is a keyword indicating text with no specific requirements, provided only to improve understanding.
Invalid	Invalid is a keyword when used in relation to a <i>Packet</i> indicates that the <i>Packet</i> 's usage or fields fall outside of the defined specification usage. When Invalid is used in relation to an <i>Explicit Contract</i> it indicates that a previously established <i>Explicit Contract</i> which can no longer be maintained by the <i>Source</i> . When Invalid is used in relation to individual <i>K-codes</i> or <i>K-code</i> sequences indicates that the received <i>Signaling</i> falls outside of the defined specification.
May	May is a keyword that indicates a choice with no implied preference.
May Not	May Not is a keyword that is the inverse of May . Indicates a choice to not implement a given feature with no implied preference.
N/A	N/A is a keyword that indicates that a field or value is not applicable and has no defined value and Shall Not be checked or used by the recipient.
Normative	See Shall .
Optional	Optional , Optionally and Optional Normative are equivalent keywords that describe features not mandated by this specification. However, if an Optional feature is implemented, the feature Shall be implemented as defined by this specification.
Optional Normative	See Optional .
Optionally	See Optional .

Table 1.2 Keywords (Continued)

Keyword	Definition
Reserved	Reserved is a keyword indicating bits, bytes, words, fields, and code values that are set-aside for future standardization. Their use and interpretation May be specified by future extensions to this specification and Shall Not be utilized or adapted by vendor implementation. A Reserved bit, byte, word, or field Shall be set to zero by the sender and Shall be Ignored by the receiver. Reserved field values Shall Not be sent by the sender and Shall be Ignored by the receiver.
Shall	Shall and Normative are equivalent keywords indicating a mandatory requirement. Designers are mandated to implement all such requirements to ensure interoperability with other compliant devices.
Shall Not	Shall Not is a keyword that is the inverse of Shall indicating non-compliant operation.
Should	Should is a keyword indicating flexibility of choice with a preferred alternative; equivalent to the phrase “it is recommended that...”.
Should Not	Should Not is a keyword is the inverse of Should ; equivalent to the phrase “it is recommended that implementations do not...”.
Static	Static is a keyword indicating that a field that never changes.
Valid	Valid is a keyword that is the inverse of Invalid indicating either a Packet or Signaling that fall within the defined specification or an <i>Explicit Contract</i> that can be maintained by the <i>Source</i> .

1.4.3 Numbering

Numbers that are immediately followed by a lowercase “b” (e.g., 01b) are binary values. Numbers that are immediately followed by an uppercase “B” are byte values. Numbers that are immediately followed by a lowercase “h” (e.g., 3Ah) or are preceded by “0x” (e.g., 0xFF00) are hexadecimal values. Numbers not immediately followed by either a “b”, “B”, or “h” are decimal values.

1.5 Related Documents

Document references listed in [Table 1.3, "Document References"](#) are inclusive of all approved and published ECNs and Errata.

Table 1.3 Document References

Bookmark Reference	Title
[DPTC2.1]	DisplayPort™ Alt Mode on USB Type-C Standard www.vesa.org .
[IEC 60950-1]	IEC 60950-1:2005 Information technology equipment – Safety – Part 1: General requirements: Amendment 1:2009, Amendment 2:2013. www.iec.ch .
[IEC 60958-1]	IEC 60958-1:2021 Digital Audio Interface Part:1 General. www.iec.ch .
[IEC 62368-1]	IEC 62368-1:2018 Audio/Video, information, and communication technology equipment – Part 1: Safety requirements. www.iec.ch .
[IEC 62368-3]	IEC 62368-3:2017 Audio/video, information, and communication technology equipment - Part 3: Safety aspects for DC power transfer through communication cables and ports www.iec.ch .
[IEC 63002]	IEC 63002:2021 Interoperability specifications and communication method for external power supplies used with computing and consumer electronics devices www.iec.ch .
[ISO 3166]	ISO 3166 international Standard for country codes and codes for their subdivisions. http://www.iso.org/iso/home/standards/country_codes.htm .
[TBT3]	see [USB4] Chapter 13 for Thunderbolt™ 3 device operation.
[UCSI]	USB Type-C Connector System Software Interface (UCSI) Specification https://www.usb.org/documents .
[USB 2.0]	Universal Serial Bus 2.0 Specification, https://www.usb.org/documents .
[USB 3.2]	Universal Serial Bus 3.2 Specification https://www.usb.org/documents .
[USB Type-C 2.4]	Universal Serial Bus Type-C Cable and Connector Specification, https://www.usb.org/documents .
[USB4]	Universal Serial Bus 4 Specification (USB4®), https://www.usb.org/documents .
[USBBC 1.2]	Universal Serial Bus Battery Charging Specification plus Errata (referred to in this document as the Battery Charging specification). https://www.usb.org/documents .
[USBPD 2.0]	Universal Serial Bus Power Delivery Specification, https://www.usb.org/documents .
[USBPDCompliance]	USB Power Delivery Compliance Test Specification, https://www.usb.org/documents .
[USBPDFirmwareUpdate 1.0]	Universal Serial Bus Power Delivery Firmware Update Specification, https://www.usb.org/documents .
[USBTypeCAuthentication 1.0]	Universal Serial Bus Type-C Authentication Specification, https://www.usb.org/documents .
[USBTypeCBridge 1.1]	Universal Serial Bus Type-C Bridge Specification, https://www.usb.org/documents .